Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
OS
U-Boot.Mirror
提交
a4d60bb9
U
U-Boot.Mirror
项目概览
OS
/
U-Boot.Mirror
通知
1
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
U
U-Boot.Mirror
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
体验新版 GitCode,发现更多精彩内容 >>
提交
a4d60bb9
编写于
2月 15, 2008
作者:
W
Wolfgang Denk
浏览文件
操作
浏览文件
下载
差异文件
Merge ../custodians
上级
e4992f12
32c70d34
变更
9
隐藏空白更改
内联
并排
Showing
9 changed file
with
22 addition
and
22 deletion
+22
-22
Makefile
Makefile
+2
-0
board/netstal/hcu4/Makefile
board/netstal/hcu4/Makefile
+4
-8
board/netstal/hcu5/Makefile
board/netstal/hcu5/Makefile
+4
-6
board/pcs440ep/pcs440ep.c
board/pcs440ep/pcs440ep.c
+1
-1
cpu/ppc4xx/denali_spd_ddr2.c
cpu/ppc4xx/denali_spd_ddr2.c
+3
-3
cpu/ppc4xx/ndfc.c
cpu/ppc4xx/ndfc.c
+2
-2
cpu/ppc4xx/start.S
cpu/ppc4xx/start.S
+4
-0
include/configs/pcs440ep.h
include/configs/pcs440ep.h
+1
-1
include/configs/yosemite.h
include/configs/yosemite.h
+1
-1
未找到文件。
Makefile
浏览文件 @
a4d60bb9
...
...
@@ -1232,9 +1232,11 @@ G2000_config: unconfig
@
$(MKCONFIG)
$
(
@:_config
=)
ppc ppc4xx g2000
hcu4_config
:
unconfig
@
mkdir
-p
$(obj)
board/netstal/common
@
$(MKCONFIG)
$
(
@:_config
=)
ppc ppc4xx hcu4 netstal
hcu5_config
:
unconfig
@
mkdir
-p
$(obj)
board/netstal/common
@
$(MKCONFIG)
$
(
@:_config
=)
ppc ppc4xx hcu5 netstal
HH405_config
:
unconfig
...
...
board/netstal/hcu4/Makefile
浏览文件 @
a4d60bb9
#
# (C) Copyright 2007 Netstal Maschinen AG
# (C) Copyright 2007
-2008
Netstal Maschinen AG
# Niklaus Giger (ng@netstal.com)
#
# This program is free software; you can redistribute it and/or
...
...
@@ -22,18 +22,14 @@ include $(TOPDIR)/config.mk
LIB
=
$(obj)
lib
$(BOARD)
.a
vpath
fixed_sdram.c
../common
vpath
hcu_flash.c
../common
vpath
nm_bsp.c
../common
# NOBJS : Netstal common objects
NOBJS
=
../common/fixed_sdram.o ../common/hcu_flash.o ../common/
nm_bsp.o
NOBJS
=
fixed_sdram.o hcu_flash.o
nm_bsp.o
COBJS
=
$(BOARD)
.o
SOBJS
=
SRCS
:=
$(SOBJS:.o=.S)
$(COBJS:.o=.c)
$(
NOBJS:.o=.c
)
SRCS
:=
$(SOBJS:.o=.S)
$(COBJS:.o=.c)
$(
addprefix
../common/,
$(NOBJS:.o=.c)
)
OBJS
:=
$(
addprefix
$(obj)
,
$(COBJS)
)
NOBJS
:=
$(
addprefix
$(obj)
,
$(NOBJS)
)
NOBJS
:=
$(
addprefix
$(obj)
../common/
,
$(NOBJS)
)
SOBJS
:=
$(
addprefix
$(obj)
,
$(SOBJS)
)
$(LIB)
:
$(OBJS) $(SOBJS) $(NOBJS)
...
...
board/netstal/hcu5/Makefile
浏览文件 @
a4d60bb9
#
# (C) Copyright 2007 Netstal Maschinen AG
# (C) Copyright 2007
-2008
Netstal Maschinen AG
# Niklaus Giger (ng@netstal.com)
#
# This program is free software; you can redistribute it and/or
...
...
@@ -22,17 +22,15 @@ include $(TOPDIR)/config.mk
LIB
=
$(obj)
lib
$(BOARD)
.a
vpath
hcu_flash.c
../common
vpath
nm_bsp.c
../common
# NOBJS : Netstal common objects
NOBJS
=
../common/hcu_flash.o ../common/
nm_bsp.o
NOBJS
=
hcu_flash.o
nm_bsp.o
COBJS
=
$(BOARD)
.o sdram.o
SOBJS
=
init.o
SRCS
:=
$(SOBJS:.o=.S)
$(COBJS:.o=.c)
$(
NOBJS:.o=.c
)
SRCS
:=
$(SOBJS:.o=.S)
$(COBJS:.o=.c)
$(
addprefix
../common/,
$(NOBJS:.o=.c)
)
OBJS
:=
$(
addprefix
$(obj)
,
$(COBJS)
)
NOBJS
:=
$(
addprefix
$(obj)
,
$(NOBJS)
)
NOBJS
:=
$(
addprefix
$(obj)
../common/
,
$(NOBJS)
)
SOBJS
:=
$(
addprefix
$(obj)
,
$(SOBJS)
)
$(LIB)
:
$(OBJS) $(SOBJS) $(NOBJS)
...
...
board/pcs440ep/pcs440ep.c
浏览文件 @
a4d60bb9
...
...
@@ -175,7 +175,7 @@ int board_early_init_f(void)
*-------------------------------------------------------------------*/
mfsdr
(
sdr_pci0
,
reg
);
mtsdr
(
sdr_pci0
,
0x80000000
|
reg
);
/* PCI arbiter enabled */
mtsdr
(
sdr_pfc0
,
0x00000
1
00
);
/* Pin function: enable GPIO49-63 */
mtsdr
(
sdr_pfc0
,
0x00000
0
00
);
/* Pin function: enable GPIO49-63 */
mtsdr
(
sdr_pfc1
,
0x00048000
);
/* Pin function: UART0 has 4 pins, select IRQ5 */
return
0
;
...
...
cpu/ppc4xx/denali_spd_ddr2.c
浏览文件 @
a4d60bb9
...
...
@@ -3,7 +3,7 @@
* This SPD SDRAM detection code supports AMCC PPC44x CPUs with a Denali-core
* DDR2 controller, specifically the 440EPx/GRx.
*
* (C) Copyright 2007
* (C) Copyright 2007
-2008
* Larry Johnson, lrj@acm.org.
*
* Based primarily on cpu/ppc4xx/4xx_spd_ddr2.c, which is...
...
...
@@ -77,10 +77,10 @@
* memory.
*
* If at some time this restriction doesn't apply anymore, just define
* C
FG_ENABLE_SDRAM_
CACHE in the board config file and this code should setup
* C
ONFIG_4xx_D
CACHE in the board config file and this code should setup
* everything correctly.
*/
#if defined(C
FG_ENABLE_SDRAM_
CACHE)
#if defined(C
ONFIG_4xx_D
CACHE)
#define MY_TLB_WORD2_I_ENABLE 0
/* enable caching on SDRAM */
#else
#define MY_TLB_WORD2_I_ENABLE TLB_WORD2_I_ENABLE
/* disable caching on SDRAM */
...
...
cpu/ppc4xx/ndfc.c
浏览文件 @
a4d60bb9
...
...
@@ -121,8 +121,8 @@ static int ndfc_calculate_ecc(struct mtd_info *mtdinfo,
/* The NDFC uses Smart Media (SMC) bytes order
*/
ecc_code
[
0
]
=
p
[
2
];
ecc_code
[
1
]
=
p
[
1
];
ecc_code
[
0
]
=
p
[
1
];
ecc_code
[
1
]
=
p
[
2
];
ecc_code
[
2
]
=
p
[
3
];
return
0
;
...
...
cpu/ppc4xx/start.S
浏览文件 @
a4d60bb9
...
...
@@ -110,6 +110,10 @@
# endif
#endif /* CFG_INIT_DCACHE_CS */
#if (defined(CFG_INIT_RAM_DCACHE) && (CFG_INIT_RAM_END > (4 << 10)))
#error Only 4k of init-ram is supported - please adjust CFG_INIT_RAM_END!
#endif
#define function_prolog(func_name) .text; \
.
align
2
; \
.
globl
func_name
; \
...
...
include/configs/pcs440ep.h
浏览文件 @
a4d60bb9
...
...
@@ -66,7 +66,7 @@
*----------------------------------------------------------------------*/
#define CFG_INIT_RAM_DCACHE 1
/* d-cache as init ram */
#define CFG_INIT_RAM_ADDR 0x70000000
/* DCache */
#define CFG_INIT_RAM_END (
8
<< 10)
#define CFG_INIT_RAM_END (
4
<< 10)
#define CFG_GBL_DATA_SIZE 256
/* num bytes initial data*/
#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
...
...
include/configs/yosemite.h
浏览文件 @
a4d60bb9
...
...
@@ -75,7 +75,7 @@
*----------------------------------------------------------------------*/
#define CFG_INIT_RAM_DCACHE 1
/* d-cache as init ram */
#define CFG_INIT_RAM_ADDR 0x70000000
/* DCache */
#define CFG_INIT_RAM_END (
8
<< 10)
#define CFG_INIT_RAM_END (
4
<< 10)
#define CFG_GBL_DATA_SIZE 256
/* num bytes initial data*/
#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录