提交 9a4d50e3 编写于 作者: J Jerry Huang 提交者: Wolfgang Denk

fsl_esdhc: Fix max clock frequency

The max clock of MMC is 52MHz
Signed-off-by: NJerry Huang <Changm-Ming.Huang@freescale.com>
Tested-by: NStefano Babic <sbabic@denx.de>
Signed-off-by: NKumar Gala <galak@kernel.crashing.org>
上级 94c08a20
......@@ -477,7 +477,7 @@ int fsl_esdhc_initialize(bd_t *bis, struct fsl_esdhc_cfg *cfg)
mmc->host_caps |= MMC_MODE_HS_52MHz | MMC_MODE_HS;
mmc->f_min = 400000;
mmc->f_max = MIN(gd->sdhc_clk, 50000000);
mmc->f_max = MIN(gd->sdhc_clk, 52000000);
mmc_register(mmc);
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册