EXYNOS5: CLOCK: Modify MPLL clock out for Exynos5250 Rev 1.0
MPLL clock-out of Exynos5250 Rev 1.0 is always at 1.6GHz. Adjust the divisor value to get 800MHz as needed by devices like UART etc Signed-off-by: NHatim Ali <hatim.rv@samsung.com> Signed-off-by: NRajeshwari Shinde <rajeshwari.s@samsung.com> Acked-by: NJoonyoung Shim <jy0922.shim@samsung.com> Signed-off-by: NMinkyu Kang <mk7.kang@samsung.com>
Showing
想要评论请 注册 或 登录