Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
OS
U-Boot.Mirror
提交
5ba576c0
U
U-Boot.Mirror
项目概览
OS
/
U-Boot.Mirror
通知
1
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
U
U-Boot.Mirror
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
体验新版 GitCode,发现更多精彩内容 >>
提交
5ba576c0
编写于
1月 05, 2008
作者:
S
Stefan Roese
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
ppc4xx: Remove unused CONFIG_ECC_ERROR_RESET from 44x_spd_ddr2.c
Signed-off-by:
N
Stefan Roese
<
sr@denx.de
>
上级
845c6c95
变更
1
隐藏空白更改
内联
并排
Showing
1 changed file
with
0 addition
and
44 deletion
+0
-44
cpu/ppc4xx/44x_spd_ddr2.c
cpu/ppc4xx/44x_spd_ddr2.c
+0
-44
未找到文件。
cpu/ppc4xx/44x_spd_ddr2.c
浏览文件 @
5ba576c0
...
...
@@ -111,8 +111,6 @@
#define NUMMEMWORDS 8
#define NUMLOOPS 64
/* memory test loops */
#undef CONFIG_ECC_ERROR_RESET
/* test-only: see description below, at check_ecc() */
/*
* This DDR2 setup code can dynamically setup the TLB entries for the DDR2 memory
* region. Right now the cache should still be disabled in U-Boot because of the
...
...
@@ -2268,39 +2266,6 @@ static void program_ecc(unsigned long *dimm_populated,
return
;
}
#ifdef CONFIG_ECC_ERROR_RESET
/*
* Check for ECC errors and reset board upon any error here
*
* On the Katmai 440SPe eval board, from time to time, the first
* lword write access after DDR2 initializazion with ECC checking
* enabled, leads to an ECC error. I couldn't find a configuration
* without this happening. On my board with the current setup it
* happens about 1 from 10 times.
*
* The ECC modules used for testing are:
* - Kingston ValueRAM KVR667D2E5/512 (tested with 1 and 2 DIMM's)
*
* This has to get fixed for the Katmai and tested for the other
* board (440SP/440SPe) that will eventually use this code in the
* future.
*
* 2007-03-01, sr
*/
static
void
check_ecc
(
void
)
{
u32
val
;
mfsdram
(
SDRAM_ECCCR
,
val
);
if
(
val
!=
0
)
{
printf
(
"
\n
ECC error: MCIF0_ECCES=%08lx MQ0_ESL=%08lx address=%08lx
\n
"
,
val
,
mfdcr
(
0x4c
),
mfdcr
(
0x4e
));
printf
(
"ECC error occured, resetting board...
\n
"
);
do_reset
(
NULL
,
0
,
0
,
NULL
);
}
}
#endif
static
void
wait_ddr_idle
(
void
)
{
u32
val
;
...
...
@@ -2375,15 +2340,6 @@ static void program_ecc_addr(unsigned long start_address,
sync
();
eieio
();
wait_ddr_idle
();
#ifdef CONFIG_ECC_ERROR_RESET
/*
* One write to 0 is enough to trigger this ECC error
* (see description above)
*/
out_be32
(
0
,
0x12345678
);
check_ecc
();
#endif
}
}
#endif
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录