提交 4f0b8efa 编写于 作者: K Kever Yang 提交者: Simon Glass

clk: rk3288: add PWM clock get rate

This patch add clk_get_rate for PWM device.
Signed-off-by: NKever Yang <kever.yang@rock-chips.com>
Acked-by: NSimon Glass <sjg@chromium.org>
上级 5e79f443
......@@ -695,6 +695,8 @@ static ulong rk3288_clk_get_rate(struct clk *clk)
case PCLK_I2C4:
case PCLK_I2C5:
return gclk_rate;
case PCLK_PWM:
return PD_BUS_PCLK_HZ;
default:
return -ENOENT;
}
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册