提交 3a592a13 编写于 作者: T Tom Rini

Revert "armv8: Enable CPUECTLR.SMPEN for coherency"

Upon further review this breaks most other platforms as we need to check
what core we're running on before touching it at all.

This reverts commit d73718f3.
Signed-off-by: NTom Rini <trini@konsulko.com>
上级 b8e59974
......@@ -81,14 +81,6 @@ reset:
msr cpacr_el1, x0 /* Enable FP/SIMD */
0:
/* Enalbe SMPEN bit for coherency.
* This register is not architectural but at the moment
* this bit should be set for A53/A57/A72.
*/
mrs x0, S3_1_c15_c2_1 /* cpuactlr_el1 */
orr x0, x0, #0x40
msr S3_1_c15_c2_1, x0
/* Apply ARM core specific erratas */
bl apply_core_errata
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册