fpga: zynqpl: Check fpga config completion
This patch checks fpga config completion when a bitstream is loaded into PL. Signed-off-by: NT Karthik Reddy <t.karthik.reddy@xilinx.com> Signed-off-by: NSiva Durga Prasad Paladugu <siva.durga.paladugu@xilinx.com> Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
Showing
想要评论请 注册 或 登录