am33xx: Update DDR3 EMIF configuration sequence
Based on http://processors.wiki.ti.com/index.php/AM335x_EMIF_Configuration_tips we need to re-work our sequence in config_sdram slightly to match what the TRM describes as the correct sequence. In our current (incorrect) sequence some edge cases may fail to initalize correctly. Signed-off-by: NTom Rini <trini@ti.com>
Showing
想要评论请 注册 或 登录