Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
OS
U-Boot.Mirror
提交
04e5ae79
U
U-Boot.Mirror
项目概览
OS
/
U-Boot.Mirror
通知
1
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
U
U-Boot.Mirror
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
体验新版 GitCode,发现更多精彩内容 >>
提交
04e5ae79
编写于
9月 11, 2011
作者:
W
Wolfgang Denk
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
Minor coding style cleanup.
Signed-off-by:
N
Wolfgang Denk
<
wd@denx.de
>
上级
3b717552
变更
10
隐藏空白更改
内联
并排
Showing
10 changed file
with
48 addition
and
67 deletion
+48
-67
README
README
+27
-27
arch/arm/cpu/arm920t/at91/at91rm9200_devices.c
arch/arm/cpu/arm920t/at91/at91rm9200_devices.c
+0
-2
arch/arm/cpu/arm920t/at91/clock.c
arch/arm/cpu/arm920t/at91/clock.c
+0
-2
arch/arm/cpu/arm920t/at91/cpu.c
arch/arm/cpu/arm920t/at91/cpu.c
+0
-1
doc/README.SPL
doc/README.SPL
+1
-1
doc/README.at91-soc
doc/README.at91-soc
+0
-1
doc/README.ublimage
doc/README.ublimage
+11
-11
doc/README.usb
doc/README.usb
+9
-9
drivers/gpio/da8xx_gpio.c
drivers/gpio/da8xx_gpio.c
+0
-11
include/linux/mdio.h
include/linux/mdio.h
+0
-2
未找到文件。
README
浏览文件 @
04e5ae79
...
@@ -1177,7 +1177,7 @@ The following options need to be configured:
...
@@ -1177,7 +1177,7 @@ The following options need to be configured:
or CONFIG_VIDEO_SED13806_16BPP
or CONFIG_VIDEO_SED13806_16BPP
CONFIG_FSL_DIU_FB
CONFIG_FSL_DIU_FB
Enable the Freescale DIU video driver.
Reference boards for
Enable the Freescale DIU video driver.
Reference boards for
SOCs that have a DIU should define this macro to enable DIU
SOCs that have a DIU should define this macro to enable DIU
support, and should also define these other macros:
support, and should also define these other macros:
...
@@ -2289,44 +2289,44 @@ FIT uImage format:
...
@@ -2289,44 +2289,44 @@ FIT uImage format:
kernel. Needed for UBI support.
kernel. Needed for UBI support.
- SPL framework
- SPL framework
CONFIG_SPL
CONFIG_SPL
Enable building of SPL globally.
Enable building of SPL globally.
CONFIG_SPL_TEXT_BASE
CONFIG_SPL_TEXT_BASE
TEXT_BASE for linking the SPL binary.
TEXT_BASE for linking the SPL binary.
CONFIG_SPL_LDSCRIPT
CONFIG_SPL_LDSCRIPT
LDSCRIPT for linking the SPL binary.
LDSCRIPT for linking the SPL binary.
CONFIG_SPL_LIBCOMMON_SUPPORT
CONFIG_SPL_LIBCOMMON_SUPPORT
Support for common/libcommon.o in SPL binary
Support for common/libcommon.o in SPL binary
CONFIG_SPL_LIBDISK_SUPPORT
CONFIG_SPL_LIBDISK_SUPPORT
Support for disk/libdisk.o in SPL binary
Support for disk/libdisk.o in SPL binary
CONFIG_SPL_I2C_SUPPORT
CONFIG_SPL_I2C_SUPPORT
Support for drivers/i2c/libi2c.o in SPL binary
Support for drivers/i2c/libi2c.o in SPL binary
CONFIG_SPL_GPIO_SUPPORT
CONFIG_SPL_GPIO_SUPPORT
Support for drivers/gpio/libgpio.o in SPL binary
Support for drivers/gpio/libgpio.o in SPL binary
CONFIG_SPL_MMC_SUPPORT
CONFIG_SPL_MMC_SUPPORT
Support for drivers/mmc/libmmc.o in SPL binary
Support for drivers/mmc/libmmc.o in SPL binary
CONFIG_SPL_SERIAL_SUPPORT
CONFIG_SPL_SERIAL_SUPPORT
Support for drivers/serial/libserial.o in SPL binary
Support for drivers/serial/libserial.o in SPL binary
CONFIG_SPL_SPI_FLASH_SUPPORT
CONFIG_SPL_SPI_FLASH_SUPPORT
Support for drivers/mtd/spi/libspi_flash.o in SPL binary
Support for drivers/mtd/spi/libspi_flash.o in SPL binary
CONFIG_SPL_SPI_SUPPORT
CONFIG_SPL_SPI_SUPPORT
Support for drivers/spi/libspi.o in SPL binary
Support for drivers/spi/libspi.o in SPL binary
CONFIG_SPL_FAT_SUPPORT
CONFIG_SPL_FAT_SUPPORT
Support for fs/fat/libfat.o in SPL binary
Support for fs/fat/libfat.o in SPL binary
CONFIG_SPL_LIBGENERIC_SUPPORT
CONFIG_SPL_LIBGENERIC_SUPPORT
Support for lib/libgeneric.o in SPL binary
Support for lib/libgeneric.o in SPL binary
Modem Support:
Modem Support:
--------------
--------------
...
...
arch/arm/cpu/arm920t/at91/at91rm9200_devices.c
浏览文件 @
04e5ae79
...
@@ -75,11 +75,9 @@ void at91_serial2_hw_init(void)
...
@@ -75,11 +75,9 @@ void at91_serial2_hw_init(void)
writel
(
1
<<
ATMEL_ID_USART2
,
&
pmc
->
pcer
);
writel
(
1
<<
ATMEL_ID_USART2
,
&
pmc
->
pcer
);
}
}
void
at91_seriald_hw_init
(
void
)
void
at91_seriald_hw_init
(
void
)
{
{
at91_set_a_periph
(
AT91_PIO_PORTA
,
30
,
PUP
);
/* DRXD */
at91_set_a_periph
(
AT91_PIO_PORTA
,
30
,
PUP
);
/* DRXD */
at91_set_a_periph
(
AT91_PIO_PORTA
,
31
,
1
);
/* DTXD */
at91_set_a_periph
(
AT91_PIO_PORTA
,
31
,
1
);
/* DTXD */
/* writing SYS to PCER has no effect on AT91RM9200 */
/* writing SYS to PCER has no effect on AT91RM9200 */
}
}
arch/arm/cpu/arm920t/at91/clock.c
浏览文件 @
04e5ae79
...
@@ -104,7 +104,6 @@ static u32 at91_pll_rate(u32 freq, u32 reg)
...
@@ -104,7 +104,6 @@ static u32 at91_pll_rate(u32 freq, u32 reg)
return
freq
;
return
freq
;
}
}
int
at91_clock_init
(
unsigned
long
main_clock
)
int
at91_clock_init
(
unsigned
long
main_clock
)
{
{
unsigned
freq
,
mckr
;
unsigned
freq
,
mckr
;
...
@@ -157,4 +156,3 @@ int at91_clock_init(unsigned long main_clock)
...
@@ -157,4 +156,3 @@ int at91_clock_init(unsigned long main_clock)
return
0
;
return
0
;
}
}
arch/arm/cpu/arm920t/at91/cpu.c
浏览文件 @
04e5ae79
...
@@ -40,4 +40,3 @@ int arch_cpu_init(void)
...
@@ -40,4 +40,3 @@ int arch_cpu_init(void)
{
{
return
at91_clock_init
(
CONFIG_SYS_AT91_MAIN_CLOCK
);
return
at91_clock_init
(
CONFIG_SYS_AT91_MAIN_CLOCK
);
}
}
doc/README.SPL
浏览文件 @
04e5ae79
...
@@ -34,7 +34,7 @@ endif
...
@@ -34,7 +34,7 @@ endif
COBJS-$(CONFIG_SPL_BUILD) += foo.o
COBJS-$(CONFIG_SPL_BUILD) += foo.o
#ifdef CONFIG_SPL_BUILD
#ifdef CONFIG_SPL_BUILD
foo();
foo();
#endif
#endif
...
...
doc/README.at91-soc
浏览文件 @
04e5ae79
...
@@ -39,4 +39,3 @@ The method for updating
...
@@ -39,4 +39,3 @@ The method for updating
3. add new structures for SoC access
3. add new structures for SoC access
4. Convert arch, driver and boards file to new SoC
4. Convert arch, driver and boards file to new SoC
5. remove legacy code, if all boards and drives are ready
5. remove legacy code, if all boards and drives are ready
doc/README.ublimage
浏览文件 @
04e5ae79
...
@@ -101,22 +101,22 @@ This steps are done automagically if you do a "make all"
...
@@ -101,22 +101,22 @@ This steps are done automagically if you do a "make all"
Structure of this binary (Example for the cam_enc_4xx board with a NAND
Structure of this binary (Example for the cam_enc_4xx board with a NAND
page size = 0x800):
page size = 0x800):
offset : 0x00000 | 0x800
| 0x3800
offset : 0x00000 | 0x800
| 0x3800
content: UBL | nand_spl
| u-boot code
content: UBL | nand_spl
| u-boot code
Header | code
|
Header | code
|
The NAND layout looks for example like this:
The NAND layout looks for example like this:
(Example for the cam_enc_4xx board with a NAND page size = 0x800, block
(Example for the cam_enc_4xx board with a NAND page size = 0x800, block
size = 0x20000 and CONFIG_SYS_NROF_UBL_HEADER 5):
size = 0x20000 and CONFIG_SYS_NROF_UBL_HEADER 5):
offset : 0x80000 | 0xa0000
| 0xa3000
offset : 0x80000 | 0xa0000
| 0xa3000
content: UBL | nand_spl
| u-boot code
content: UBL | nand_spl
| u-boot code
Header | code
|
Header | code
|
^
^
^
^
^
0xa0000 = CONFIG_SYS_NROF_UBL_HEADER * 0x20000
^
0xa0000 = CONFIG_SYS_NROF_UBL_HEADER * 0x20000
^
^
0x80000 = Block 4 * 0x20000
0x80000 = Block 4 * 0x20000
If the cpu starts in NAND boot mode, it checks the UBL descriptor
If the cpu starts in NAND boot mode, it checks the UBL descriptor
starting with block 1 (page 0). When a valid UBL signature is found,
starting with block 1 (page 0). When a valid UBL signature is found,
...
@@ -132,7 +132,7 @@ read and processed.
...
@@ -132,7 +132,7 @@ read and processed.
Once the user-specified start-up conditions are set, the RBL copies the
Once the user-specified start-up conditions are set, the RBL copies the
nand_spl into ARM internal RAM, starting at address 0x0000: 0020.
nand_spl into ARM internal RAM, starting at address 0x0000: 0020.
^^^^
^^^^
The nand_spl code itself now does necessary intializations, and at least,
The nand_spl code itself now does necessary intializations, and at least,
copies the u-boot code from NAND into RAM, and jumps to it ...
copies the u-boot code from NAND into RAM, and jumps to it ...
...
...
doc/README.usb
浏览文件 @
04e5ae79
...
@@ -116,7 +116,7 @@ Bus 002 Device 010: ID 0b95:7720 ASIX Electronics Corp. AX88772
...
@@ -116,7 +116,7 @@ Bus 002 Device 010: ID 0b95:7720 ASIX Electronics Corp. AX88772
If you look at drivers/usb/eth/asix.c you will see this line within the
If you look at drivers/usb/eth/asix.c you will see this line within the
supported device list, so we know this adapter is supported.
supported device list, so we know this adapter is supported.
{ 0x0b95, 0x7720 },
/* Trendnet TU2-ET100 V3.0R */
{ 0x0b95, 0x7720 },
/* Trendnet TU2-ET100 V3.0R */
If your adapter is not listed there is a still a chance that it will
If your adapter is not listed there is a still a chance that it will
work. Try looking up the manufacturer of the chip inside your adapter.
work. Try looking up the manufacturer of the chip inside your adapter.
...
@@ -144,8 +144,8 @@ To enable USB Host Ethernet in U-Boot, your platform must of course
...
@@ -144,8 +144,8 @@ To enable USB Host Ethernet in U-Boot, your platform must of course
support USB with CONFIG_CMD_USB enabled and working. You will need to
support USB with CONFIG_CMD_USB enabled and working. You will need to
add some config settings to your board header file:
add some config settings to your board header file:
#define CONFIG_USB_HOST_ETHER
/* Enable USB Ethernet adapters */
#define CONFIG_USB_HOST_ETHER
/* Enable USB Ethernet adapters */
#define CONFIG_USB_ETHER_ASIX
/* Asix, or whatever driver(s) you want */
#define CONFIG_USB_ETHER_ASIX
/* Asix, or whatever driver(s) you want */
As with built-in networking, you will also want to enable some network
As with built-in networking, you will also want to enable some network
commands, for example:
commands, for example:
...
@@ -168,9 +168,9 @@ You can also set the default IP address of your board and the server
...
@@ -168,9 +168,9 @@ You can also set the default IP address of your board and the server
as well as the default file to load when a 'bootp' command is issued.
as well as the default file to load when a 'bootp' command is issued.
All of these can be obtained from the bootp server if not set.
All of these can be obtained from the bootp server if not set.
#define CONFIG_IPADDR
10.0.0.2 (replace with your value)
#define CONFIG_IPADDR
10.0.0.2 (replace with your value)
#define CONFIG_SERVERIP
10.0.0.1 (replace with your value)
#define CONFIG_SERVERIP
10.0.0.1 (replace with your value)
#define CONFIG_BOOTFILE
uImage
#define CONFIG_BOOTFILE
uImage
The 'usb start' command should identify the adapter something like this:
The 'usb start' command should identify the adapter something like this:
...
@@ -200,9 +200,9 @@ TFTP from server 172.22.72.144; our IP address is 172.22.73.81
...
@@ -200,9 +200,9 @@ TFTP from server 172.22.72.144; our IP address is 172.22.73.81
Filename '/tftpboot/uImage-sjg-seaboard-261347'.
Filename '/tftpboot/uImage-sjg-seaboard-261347'.
Load address: 0x40c000
Load address: 0x40c000
Loading: #################################################################
Loading: #################################################################
#################################################################
#################################################################
#################################################################
#################################################################
################################################
################################################
done
done
Bytes transferred = 3557464 (364858 hex)
Bytes transferred = 3557464 (364858 hex)
CrOS>
CrOS>
...
...
drivers/gpio/da8xx_gpio.c
浏览文件 @
04e5ae79
...
@@ -27,13 +27,11 @@
...
@@ -27,13 +27,11 @@
#include <asm/arch/hardware.h>
#include <asm/arch/hardware.h>
#include <asm/arch/davinci_misc.h>
#include <asm/arch/davinci_misc.h>
static
struct
gpio_registry
{
static
struct
gpio_registry
{
int
is_registered
;
int
is_registered
;
char
name
[
GPIO_NAME_SIZE
];
char
name
[
GPIO_NAME_SIZE
];
}
gpio_registry
[
MAX_NUM_GPIOS
];
}
gpio_registry
[
MAX_NUM_GPIOS
];
#define pinmux(x) (&davinci_syscfg_regs->pinmux[x])
#define pinmux(x) (&davinci_syscfg_regs->pinmux[x])
static
const
struct
pinmux_config
gpio_pinmux
[]
=
{
static
const
struct
pinmux_config
gpio_pinmux
[]
=
{
...
@@ -183,8 +181,6 @@ static const struct pinmux_config gpio_pinmux[] = {
...
@@ -183,8 +181,6 @@ static const struct pinmux_config gpio_pinmux[] = {
{
pinmux
(
18
),
8
,
2
},
{
pinmux
(
18
),
8
,
2
},
};
};
int
gpio_request
(
int
gp
,
const
char
*
label
)
int
gpio_request
(
int
gp
,
const
char
*
label
)
{
{
if
(
gp
>=
MAX_NUM_GPIOS
)
if
(
gp
>=
MAX_NUM_GPIOS
)
...
@@ -202,13 +198,11 @@ int gpio_request(int gp, const char *label)
...
@@ -202,13 +198,11 @@ int gpio_request(int gp, const char *label)
return
0
;
return
0
;
}
}
void
gpio_free
(
int
gp
)
void
gpio_free
(
int
gp
)
{
{
gpio_registry
[
gp
].
is_registered
=
0
;
gpio_registry
[
gp
].
is_registered
=
0
;
}
}
void
gpio_toggle_value
(
int
gp
)
void
gpio_toggle_value
(
int
gp
)
{
{
struct
davinci_gpio
*
bank
;
struct
davinci_gpio
*
bank
;
...
@@ -217,7 +211,6 @@ void gpio_toggle_value(int gp)
...
@@ -217,7 +211,6 @@ void gpio_toggle_value(int gp)
gpio_set_value
(
gp
,
!
gpio_get_value
(
gp
));
gpio_set_value
(
gp
,
!
gpio_get_value
(
gp
));
}
}
int
gpio_direction_input
(
int
gp
)
int
gpio_direction_input
(
int
gp
)
{
{
struct
davinci_gpio
*
bank
;
struct
davinci_gpio
*
bank
;
...
@@ -227,7 +220,6 @@ int gpio_direction_input(int gp)
...
@@ -227,7 +220,6 @@ int gpio_direction_input(int gp)
return
0
;
return
0
;
}
}
int
gpio_direction_output
(
int
gp
,
int
value
)
int
gpio_direction_output
(
int
gp
,
int
value
)
{
{
struct
davinci_gpio
*
bank
;
struct
davinci_gpio
*
bank
;
...
@@ -238,7 +230,6 @@ int gpio_direction_output(int gp, int value)
...
@@ -238,7 +230,6 @@ int gpio_direction_output(int gp, int value)
return
0
;
return
0
;
}
}
int
gpio_get_value
(
int
gp
)
int
gpio_get_value
(
int
gp
)
{
{
struct
davinci_gpio
*
bank
;
struct
davinci_gpio
*
bank
;
...
@@ -249,7 +240,6 @@ int gpio_get_value(int gp)
...
@@ -249,7 +240,6 @@ int gpio_get_value(int gp)
return
ip
?
1
:
0
;
return
ip
?
1
:
0
;
}
}
void
gpio_set_value
(
int
gp
,
int
value
)
void
gpio_set_value
(
int
gp
,
int
value
)
{
{
struct
davinci_gpio
*
bank
;
struct
davinci_gpio
*
bank
;
...
@@ -262,7 +252,6 @@ void gpio_set_value(int gp, int value)
...
@@ -262,7 +252,6 @@ void gpio_set_value(int gp, int value)
bank
->
clr_data
=
1U
<<
GPIO_BIT
(
gp
);
bank
->
clr_data
=
1U
<<
GPIO_BIT
(
gp
);
}
}
void
gpio_info
(
void
)
void
gpio_info
(
void
)
{
{
int
gp
,
dir
,
val
;
int
gp
,
dir
,
val
;
...
...
include/linux/mdio.h
浏览文件 @
04e5ae79
...
@@ -127,8 +127,6 @@
...
@@ -127,8 +127,6 @@
MDIO_DEVS_DTEXS | \
MDIO_DEVS_DTEXS | \
MDIO_DEVS_AN)
MDIO_DEVS_AN)
/* Control register 2. */
/* Control register 2. */
#define MDIO_PMA_CTRL2_TYPE 0x000f
/* PMA/PMD type selection */
#define MDIO_PMA_CTRL2_TYPE 0x000f
/* PMA/PMD type selection */
#define MDIO_PMA_CTRL2_10GBCX4 0x0000
/* 10GBASE-CX4 type */
#define MDIO_PMA_CTRL2_10GBCX4 0x0000
/* 10GBASE-CX4 type */
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录