• N
    OMAP3: Fix SDRC init · d414aae5
    Nishanth Menon 提交于
    Defaults are for Infineon DDR timings.
    Since none of the supported boards currently do
    XIP boot, these seem to be faulty. fix the values
    as per the calculations(ACTIMA,B), conf
    the sdrc power with pwdnen and wakeupproc bits
    Signed-off-by: NNishanth Menon <nm@ti.com>
    d414aae5
mem.c 8.0 KB