-
由 Anatolij Gustschin 提交于
Do maintain a 200 usecs period of stable power and clock before asserting the CKE signal and sending commands, have at least 200 DRAM clock cycles pass after initialization before data access. Signed-off-by: NAnatolij Gustschin <agust@denx.de>
a615dfda