-
由 Peng Fan 提交于
We will generate DRAM 4000MT/s as default for i.MX8MP. So need DRAM PLL to generate 1000Mhz clock to DDR PHY and controller. Signed-off-by: NPeng Fan <peng.fan@nxp.com>
4a41a1a6
We will generate DRAM 4000MT/s as default for i.MX8MP.
So need DRAM PLL to generate 1000Mhz clock to DDR PHY and controller.
Signed-off-by: NPeng Fan <peng.fan@nxp.com>