The SDHC clock divider value for LS1028A should be default 2,
not 1.
Signed-off-by: NYangbo Lu <yangbo.lu@nxp.com>