-
由 Masahiro Yamada 提交于
These settings were used only for the PH1-sLD3 and older SoCs. The PH1-LD4 and newer one just ignore them because their DDR-PHY take care of such timing parameters instead. Signed-off-by: NMasahiro Yamada <yamada.masahiro@socionext.com>
00dd3f6a