sifive_clint.c 1.1 KB
Newer Older
1 2
// SPDX-License-Identifier: GPL-2.0+
/*
3
 * Copyright (C) 2020, Sean Anderson <seanga2@gmail.com>
4 5 6 7 8 9 10 11 12 13
 * Copyright (C) 2018, Bin Meng <bmeng.cn@gmail.com>
 *
 * U-Boot syscon driver for SiFive's Core Local Interruptor (CLINT).
 * The CLINT block holds memory-mapped control and status registers
 * associated with software and timer interrupts.
 */

#include <common.h>
#include <dm.h>
#include <asm/io.h>
14
#include <asm/smp.h>
15
#include <linux/err.h>
16 17 18 19 20 21

/* MSIP registers */
#define MSIP_REG(base, hart)		((ulong)(base) + (hart) * 4)

DECLARE_GLOBAL_DATA_PTR;

22
int riscv_init_ipi(void)
23
{
24 25 26 27 28 29 30
	int ret;
	struct udevice *dev;

	ret = uclass_get_device_by_driver(UCLASS_TIMER,
					  DM_GET_DRIVER(sifive_clint), &dev);
	if (ret)
		return ret;
31

32 33 34
	gd->arch.clint = dev_read_addr_ptr(dev);
	if (!gd->arch.clint)
		return -EINVAL;
35 36 37 38

	return 0;
}

39
int riscv_send_ipi(int hart)
40
{
41
	writel(1, (void __iomem *)MSIP_REG(gd->arch.clint, hart));
42 43 44 45

	return 0;
}

46
int riscv_clear_ipi(int hart)
47
{
48
	writel(0, (void __iomem *)MSIP_REG(gd->arch.clint, hart));
49 50 51

	return 0;
}
52

53
int riscv_get_ipi(int hart, int *pending)
54
{
55
	*pending = readl((void __iomem *)MSIP_REG(gd->arch.clint, hart));
56 57 58

	return 0;
}