提交 fe86131f 编写于 作者: V Vladimir Zapolskiy

arm: dts: lpc32xx: add clock controller device node

NXP LPC32xx SoC has a clocking and power control unit (CPC) as a part
of system control block (SCB). CPC is supplied by two external
oscillators and it manages core and most of peripheral clocks, the
change adds SCB and CPC descriptions to shared LPC32xx dtsi file.
Signed-off-by: NVladimir Zapolskiy <vz@mleia.com>
上级 ef5f885e
...@@ -247,6 +247,23 @@ ...@@ -247,6 +247,23 @@
compatible = "simple-bus"; compatible = "simple-bus";
ranges = <0x20000000 0x20000000 0x30000000>; ranges = <0x20000000 0x20000000 0x30000000>;
/* System Control Block */
scb {
compatible = "simple-bus";
ranges = <0x0 0x040004000 0x00001000>;
#address-cells = <1>;
#size-cells = <1>;
clk: clock-controller@0 {
compatible = "nxp,lpc3220-clk";
reg = <0x00 0x114>;
#clock-cells = <1>;
clocks = <&xtal_32k>, <&xtal>;
clock-names = "xtal_32k", "xtal";
};
};
/* /*
* MIC Interrupt controller includes: * MIC Interrupt controller includes:
* MIC @40008000 * MIC @40008000
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册