提交 8c04f7a3 编写于 作者: R Romain Perier 提交者: Heiko Stuebner

clk: rockchip: add clock id for PCLK_EFUSE256 of RK3368 SoCs

Signed-off-by: NRomain Perier <romain.perier@collabora.com>
Signed-off-by: NHeiko Stuebner <heiko@sntech.de>
上级 2bd6bf03
...@@ -156,6 +156,7 @@ ...@@ -156,6 +156,7 @@
#define PCLK_ISP 366 #define PCLK_ISP 366
#define PCLK_VIP 367 #define PCLK_VIP 367
#define PCLK_WDT 368 #define PCLK_WDT 368
#define PCLK_EFUSE256 369
/* hclk gates */ /* hclk gates */
#define HCLK_SFC 448 #define HCLK_SFC 448
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册