提交 5f42146e 编写于 作者: B Baruch Siach 提交者: Max Filippov

xtensa: fix ATOMCTL register documentation

Make the WT entry match table 4-52 of the Xtensa ISA RM (RD-2012.5).
Signed-off-by: NBaruch Siach <baruch@tkos.co.il>
Signed-off-by: NMax Filippov <jcmvbkbc@gmail.com>
上级 abf0ea65
...@@ -40,5 +40,5 @@ See Section 4.3.12.4 of ISA; Bits: ...@@ -40,5 +40,5 @@ See Section 4.3.12.4 of ISA; Bits:
--------- --------------- ----------------- ---------------- --------- --------------- ----------------- ----------------
0 Exception Exception Exception 0 Exception Exception Exception
1 RCW Transaction RCW Transaction RCW Transaction 1 RCW Transaction RCW Transaction RCW Transaction
2 Internal Operation Exception Reserved 2 Internal Operation Internal Operation Reserved
3 Reserved Reserved Reserved 3 Reserved Reserved Reserved
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册