-
由 Bill Huang 提交于
If a PLL has a reset_reg specified, properly handle that in the enable/disable logic paths. Reviewed-by: NBenson Leung <bleung@chromium.org> Signed-off-by: NBill Huang <bilhuang@nvidia.com> Signed-off-by: NRhyland Klein <rklein@nvidia.com> Signed-off-by: NThierry Reding <treding@nvidia.com>
fde207eb