-
由 Tomi Valkeinen 提交于
The HSDIV outputs of DSI PLL (and also other PLLs) all have the same bit width for the divider value. Simplify the code by merging HSDIV divider widths into one width. Signed-off-by: NTomi Valkeinen <tomi.valkeinen@ti.com>dbb26e53