Support PMU events on Caviums ThunderX SOC. ThunderX supports
some additional counters compared to the default ARMv8 PMUv3:

- branch instructions counter
- stall frontend & backend counters
- L1 dcache load & store counters
- L1 icache counters
- iTLB & dTLB counters
- L1 dcache & icache prefetch counters
Signed-off-by: NJan Glauber <jglauber@cavium.com>
[will: capitalisation]
Signed-off-by: NWill Deacon <will.deacon@arm.com>