1. pll_base address should return right value
2. uart parent clk is from pll3
Signed-off-by: NYong Shen <yong.shen@linaro.org>
Signed-off-by: NSascha Hauer <s.hauer@pengutronix.de>