Some platforms require interrupt to be acknowledged by clearing
MSIC_PWRBTNM bit in interrupt level 1 mask register.
Signed-off-by: NAndy Shevchenko <andriy.shevchenko@linux.intel.com>