First supported chip for HW cache events is Ultra-IIIi.
Signed-off-by: NDavid S. Miller <davem@davemloft.net>