mpc8313erdb.dts 4.7 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13
/*
 * MPC8313E RDB Device Tree Source
 *
 * Copyright 2005, 2006, 2007 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

/ {
	model = "MPC8313ERDB";
14
	compatible = "MPC8313ERDB", "MPC831xRDB", "MPC83xxRDB";
15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		PowerPC,8313@0 {
			device_type = "cpu";
			reg = <0>;
			d-cache-line-size = <20>;	// 32 bytes
			i-cache-line-size = <20>;	// 32 bytes
			d-cache-size = <4000>;		// L1, 16K
			i-cache-size = <4000>;		// L1, 16K
			timebase-frequency = <0>;	// from bootloader
			bus-frequency = <0>;		// from bootloader
			clock-frequency = <0>;		// from bootloader
		};
	};

	memory {
		device_type = "memory";
		reg = <00000000 08000000>;	// 128MB at 0
	};

	soc8313@e0000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
		ranges = <0 e0000000 00100000>;
		reg = <e0000000 00000200>;
		bus-frequency = <0>;

		wdt@200 {
			device_type = "watchdog";
			compatible = "mpc83xx_wdt";
			reg = <200 100>;
		};

		i2c@3000 {
55 56 57
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <0>;
58 59 60
			compatible = "fsl-i2c";
			reg = <3000 100>;
			interrupts = <e 8>;
61
			interrupt-parent = < &ipic >;
62 63 64 65
			dfsrr;
		};

		i2c@3100 {
66 67 68
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <1>;
69 70 71
			compatible = "fsl-i2c";
			reg = <3100 100>;
			interrupts = <f 8>;
72
			interrupt-parent = < &ipic >;
73 74 75 76 77
			dfsrr;
		};

		spi@7000 {
			device_type = "spi";
78
			compatible = "fsl_spi";
79 80
			reg = <7000 1000>;
			interrupts = <10 8>;
81
			interrupt-parent = < &ipic >;
82
			mode = "cpu";
83 84 85 86 87 88 89 90 91
		};

		/* phy type (ULPI, UTMI, UTMI_WIDE, SERIAL) */
		usb@23000 {
			device_type = "usb";
			compatible = "fsl-usb2-dr";
			reg = <23000 1000>;
			#address-cells = <1>;
			#size-cells = <0>;
92 93
			interrupt-parent = < &ipic >;
			interrupts = <26 8>;
94 95 96 97 98 99 100 101 102
			phy_type = "utmi_wide";
		};

		mdio@24520 {
			device_type = "mdio";
			compatible = "gianfar";
			reg = <24520 20>;
			#address-cells = <1>;
			#size-cells = <0>;
103 104 105
			phy1: ethernet-phy@1 {
				interrupt-parent = < &ipic >;
				interrupts = <13 8>;
106 107 108
				reg = <1>;
				device_type = "ethernet-phy";
			};
109 110 111
			phy4: ethernet-phy@4 {
				interrupt-parent = < &ipic >;
				interrupts = <14 8>;
112 113 114 115 116 117 118 119 120 121 122 123
				reg = <4>;
				device_type = "ethernet-phy";
			};
		};

		ethernet@24000 {
			device_type = "network";
			model = "eTSEC";
			compatible = "gianfar";
			reg = <24000 1000>;
			local-mac-address = [ 00 00 00 00 00 00 ];
			interrupts = <25 8 24 8 23 8>;
124 125
			interrupt-parent = < &ipic >;
			phy-handle = < &phy1 >;
126 127 128 129 130 131 132 133 134
		};

		ethernet@25000 {
			device_type = "network";
			model = "eTSEC";
			compatible = "gianfar";
			reg = <25000 1000>;
			local-mac-address = [ 00 00 00 00 00 00 ];
			interrupts = <22 8 21 8 20 8>;
135 136
			interrupt-parent = < &ipic >;
			phy-handle = < &phy4 >;
137 138 139 140 141 142 143 144
		};

		serial@4500 {
			device_type = "serial";
			compatible = "ns16550";
			reg = <4500 100>;
			clock-frequency = <0>;
			interrupts = <9 8>;
145
			interrupt-parent = < &ipic >;
146 147 148 149 150 151 152 153
		};

		serial@4600 {
			device_type = "serial";
			compatible = "ns16550";
			reg = <4600 100>;
			clock-frequency = <0>;
			interrupts = <a 8>;
154
			interrupt-parent = < &ipic >;
155 156 157 158 159 160 161 162
		};

		crypto@30000 {
			device_type = "crypto";
			model = "SEC2";
			compatible = "talitos";
			reg = <30000 7000>;
			interrupts = <b 8>;
163
			interrupt-parent = < &ipic >;
164 165 166 167 168 169 170 171 172 173 174 175 176
			/* Rev. 2.2 */
			num-channels = <1>;
			channel-fifo-len = <18>;
			exec-units-mask = <0000004c>;
			descriptor-types-mask = <0122003f>;
		};

		/* IPIC
		 * interrupts cell = <intr #, sense>
		 * sense values match linux IORESOURCE_IRQ_* defines:
		 * sense == 8: Level, low assertion
		 * sense == 2: Edge, high-to-low change
		 */
177
		ipic: pic@700 {
178 179 180 181 182 183 184
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <2>;
			reg = <700 100>;
			device_type = "ipic";
		};
	};
185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214

	pci@e0008500 {
		interrupt-map-mask = <f800 0 0 7>;
		interrupt-map = <

				/* IDSEL 0x0E -mini PCI */
				 7000 0 0 1 &ipic 12 8
				 7000 0 0 2 &ipic 12 8
				 7000 0 0 3 &ipic 12 8
				 7000 0 0 4 &ipic 12 8

				/* IDSEL 0x0F - PCI slot */
				 7800 0 0 1 &ipic 11 8
				 7800 0 0 2 &ipic 12 8
				 7800 0 0 3 &ipic 11 8
				 7800 0 0 4 &ipic 12 8>;
		interrupt-parent = < &ipic >;
		interrupts = <42 8>;
		bus-range = <0 0>;
		ranges = <02000000 0 90000000 90000000 0 10000000
			  42000000 0 80000000 80000000 0 10000000
			  01000000 0 00000000 e2000000 0 00100000>;
		clock-frequency = <3f940aa>;
		#interrupt-cells = <1>;
		#size-cells = <2>;
		#address-cells = <3>;
		reg = <e0008500 100>;
		compatible = "fsl,mpc8349-pci";
		device_type = "pci";
	};
215
};