mach-smdk6440.c 6.7 KB
Newer Older
1
/* linux/arch/arm/mach-s5p64x0/mach-smdk6440.c
2
 *
3 4
 * Copyright (c) 2009-2010 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
5 6 7 8 9 10 11 12 13 14 15 16 17
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/interrupt.h>
#include <linux/list.h>
#include <linux/timer.h>
#include <linux/delay.h>
#include <linux/init.h>
18
#include <linux/i2c.h>
19 20 21 22 23
#include <linux/serial_core.h>
#include <linux/platform_device.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/clk.h>
24
#include <linux/gpio.h>
25
#include <linux/pwm_backlight.h>
26
#include <linux/fb.h>
27
#include <linux/mmc/host.h>
28 29

#include <video/platform_lcd.h>
30

31
#include <asm/hardware/vic.h>
32 33
#include <asm/mach/arch.h>
#include <asm/mach/map.h>
34 35
#include <asm/irq.h>
#include <asm/mach-types.h>
36 37 38

#include <mach/hardware.h>
#include <mach/map.h>
39 40
#include <mach/regs-clock.h>
#include <mach/i2c.h>
41
#include <mach/regs-gpio.h>
42 43

#include <plat/regs-serial.h>
44
#include <plat/gpio-cfg.h>
45 46 47
#include <plat/clock.h>
#include <plat/devs.h>
#include <plat/cpu.h>
48
#include <plat/iic.h>
49
#include <plat/pll.h>
50 51
#include <plat/adc.h>
#include <plat/ts.h>
52
#include <plat/s5p-time.h>
53
#include <plat/backlight.h>
54 55
#include <plat/fb.h>
#include <plat/regs-fb.h>
56
#include <plat/sdhci.h>
57

58 59
#include "common.h"

60
#define SMDK6440_UCON_DEFAULT	(S3C2410_UCON_TXILEVEL |	\
61 62 63 64 65 66
				S3C2410_UCON_RXILEVEL |		\
				S3C2410_UCON_TXIRQMODE |	\
				S3C2410_UCON_RXIRQMODE |	\
				S3C2410_UCON_RXFIFO_TOI |	\
				S3C2443_UCON_RXERR_IRQEN)

67
#define SMDK6440_ULCON_DEFAULT	S3C2410_LCON_CS8
68

69
#define SMDK6440_UFCON_DEFAULT	(S3C2410_UFCON_FIFOMODE |	\
70 71 72 73 74
				S3C2440_UFCON_TXTRIG16 |	\
				S3C2410_UFCON_RXTRIG8)

static struct s3c2410_uartcfg smdk6440_uartcfgs[] __initdata = {
	[0] = {
75 76 77 78 79
		.hwport		= 0,
		.flags		= 0,
		.ucon		= SMDK6440_UCON_DEFAULT,
		.ulcon		= SMDK6440_ULCON_DEFAULT,
		.ufcon		= SMDK6440_UFCON_DEFAULT,
80 81
	},
	[1] = {
82 83 84 85 86
		.hwport		= 1,
		.flags		= 0,
		.ucon		= SMDK6440_UCON_DEFAULT,
		.ulcon		= SMDK6440_ULCON_DEFAULT,
		.ufcon		= SMDK6440_UFCON_DEFAULT,
87 88
	},
	[2] = {
89 90 91 92 93
		.hwport		= 2,
		.flags		= 0,
		.ucon		= SMDK6440_UCON_DEFAULT,
		.ulcon		= SMDK6440_ULCON_DEFAULT,
		.ufcon		= SMDK6440_UFCON_DEFAULT,
94 95
	},
	[3] = {
96 97 98 99 100
		.hwport		= 3,
		.flags		= 0,
		.ucon		= SMDK6440_UCON_DEFAULT,
		.ulcon		= SMDK6440_ULCON_DEFAULT,
		.ufcon		= SMDK6440_UFCON_DEFAULT,
101 102 103
	},
};

104 105 106 107
/* Frame Buffer */
static struct s3c_fb_pd_win smdk6440_fb_win0 = {
	.max_bpp	= 32,
	.default_bpp	= 24,
108 109 110 111 112 113 114 115 116 117 118 119 120
	.xres		= 800,
	.yres		= 480,
};

static struct fb_videomode smdk6440_lcd_timing = {
	.left_margin	= 8,
	.right_margin	= 13,
	.upper_margin	= 7,
	.lower_margin	= 5,
	.hsync_len	= 3,
	.vsync_len	= 1,
	.xres		= 800,
	.yres		= 480,
121 122 123 124
};

static struct s3c_fb_platdata smdk6440_lcd_pdata __initdata = {
	.win[0]		= &smdk6440_fb_win0,
125
	.vtiming	= &smdk6440_lcd_timing,
126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
	.vidcon0	= VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
	.vidcon1	= VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
	.setup_gpio	= s5p64x0_fb_gpio_setup_24bpp,
};

/* LCD power controller */
static void smdk6440_lte480_reset_power(struct plat_lcd_data *pd,
					 unsigned int power)
{
	int err;

	if (power) {
		err = gpio_request(S5P6440_GPN(5), "GPN");
		if (err) {
			printk(KERN_ERR "failed to request GPN for lcd reset\n");
			return;
		}

		gpio_direction_output(S5P6440_GPN(5), 1);
		gpio_set_value(S5P6440_GPN(5), 0);
		gpio_set_value(S5P6440_GPN(5), 1);
		gpio_free(S5P6440_GPN(5));
	}
}

static struct plat_lcd_data smdk6440_lcd_power_data = {
	.set_power	= smdk6440_lte480_reset_power,
};

static struct platform_device smdk6440_lcd_lte480wv = {
	.name			= "platform-lcd",
	.dev.parent		= &s3c_device_fb.dev,
	.dev.platform_data	= &smdk6440_lcd_power_data,
};

161
static struct platform_device *smdk6440_devices[] __initdata = {
162
	&s3c_device_adc,
163
	&s3c_device_rtc,
164 165
	&s3c_device_i2c0,
	&s3c_device_i2c1,
166
	&s3c_device_ts,
167
	&s3c_device_wdt,
168
	&samsung_asoc_dma,
169
	&s5p6440_device_iis,
170 171
	&s3c_device_fb,
	&smdk6440_lcd_lte480wv,
172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190
	&s3c_device_hsmmc0,
	&s3c_device_hsmmc1,
	&s3c_device_hsmmc2,
};

static struct s3c_sdhci_platdata smdk6440_hsmmc0_pdata __initdata = {
	.cd_type	= S3C_SDHCI_CD_NONE,
};

static struct s3c_sdhci_platdata smdk6440_hsmmc1_pdata __initdata = {
	.cd_type	= S3C_SDHCI_CD_INTERNAL,
#if defined(CONFIG_S5P64X0_SD_CH1_8BIT)
	.max_width	= 8,
	.host_caps	= MMC_CAP_8_BIT_DATA,
#endif
};

static struct s3c_sdhci_platdata smdk6440_hsmmc2_pdata __initdata = {
	.cd_type	= S3C_SDHCI_CD_NONE,
191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207
};

static struct s3c2410_platform_i2c s5p6440_i2c0_data __initdata = {
	.flags		= 0,
	.slave_addr	= 0x10,
	.frequency	= 100*1000,
	.sda_delay	= 100,
	.cfg_gpio	= s5p6440_i2c0_cfg_gpio,
};

static struct s3c2410_platform_i2c s5p6440_i2c1_data __initdata = {
	.flags		= 0,
	.bus_num	= 1,
	.slave_addr	= 0x10,
	.frequency	= 100*1000,
	.sda_delay	= 100,
	.cfg_gpio	= s5p6440_i2c1_cfg_gpio,
208 209
};

210 211
static struct i2c_board_info smdk6440_i2c_devs0[] __initdata = {
	{ I2C_BOARD_INFO("24c08", 0x50), },
212
	{ I2C_BOARD_INFO("wm8580", 0x1b), },
213 214 215 216 217 218
};

static struct i2c_board_info smdk6440_i2c_devs1[] __initdata = {
	/* To be populated */
};

219 220 221 222 223 224 225 226 227 228
/* LCD Backlight data */
static struct samsung_bl_gpio_info smdk6440_bl_gpio_info = {
	.no = S5P6440_GPF(15),
	.func = S3C_GPIO_SFN(2),
};

static struct platform_pwm_backlight_data smdk6440_bl_data = {
	.pwm_id = 1,
};

229 230
static void __init smdk6440_map_io(void)
{
231
	s5p64x0_init_io(NULL, 0);
232 233
	s3c24xx_init_clocks(12000000);
	s3c24xx_init_uarts(smdk6440_uartcfgs, ARRAY_SIZE(smdk6440_uartcfgs));
234
	s5p_set_timer_source(S5P_PWM3, S5P_PWM4);
235 236
}

237 238 239 240 241 242 243 244 245 246 247
static void s5p6440_set_lcd_interface(void)
{
	unsigned int cfg;

	/* select TFT LCD type (RGB I/F) */
	cfg = __raw_readl(S5P64X0_SPCON0);
	cfg &= ~S5P64X0_SPCON0_LCD_SEL_MASK;
	cfg |= S5P64X0_SPCON0_LCD_SEL_RGB;
	__raw_writel(cfg, S5P64X0_SPCON0);
}

248 249
static void __init smdk6440_machine_init(void)
{
250
	s3c24xx_ts_set_platdata(NULL);
251

252 253
	s3c_i2c0_set_platdata(&s5p6440_i2c0_data);
	s3c_i2c1_set_platdata(&s5p6440_i2c1_data);
254 255 256 257 258
	i2c_register_board_info(0, smdk6440_i2c_devs0,
			ARRAY_SIZE(smdk6440_i2c_devs0));
	i2c_register_board_info(1, smdk6440_i2c_devs1,
			ARRAY_SIZE(smdk6440_i2c_devs1));

259 260
	samsung_bl_set(&smdk6440_bl_gpio_info, &smdk6440_bl_data);

261 262 263
	s5p6440_set_lcd_interface();
	s3c_fb_set_platdata(&smdk6440_lcd_pdata);

264 265 266 267
	s3c_sdhci0_set_platdata(&smdk6440_hsmmc0_pdata);
	s3c_sdhci1_set_platdata(&smdk6440_hsmmc1_pdata);
	s3c_sdhci2_set_platdata(&smdk6440_hsmmc2_pdata);

268 269 270 271 272
	platform_add_devices(smdk6440_devices, ARRAY_SIZE(smdk6440_devices));
}

MACHINE_START(SMDK6440, "SMDK6440")
	/* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
273
	.atag_offset	= 0x100,
274 275

	.init_irq	= s5p6440_init_irq,
276
	.handle_irq	= vic_handle_irq,
277 278
	.map_io		= smdk6440_map_io,
	.init_machine	= smdk6440_machine_init,
279
	.timer		= &s5p_timer,
280
	.restart	= s5p64x0_restart,
281
MACHINE_END