1. 03 12月, 2008 1 次提交
  2. 02 12月, 2008 1 次提交
  3. 27 11月, 2008 1 次提交
  4. 02 9月, 2008 6 次提交
  5. 01 9月, 2008 1 次提交
  6. 07 8月, 2008 1 次提交
  7. 05 6月, 2008 1 次提交
  8. 23 4月, 2008 2 次提交
    • D
      a1c06ee1
    • E
      [MTD] [NAND] support for pxa3xx · fe69af00
      eric miao 提交于
      This is preliminary since:
      
      1. It supports only _one_ chip select at the moment. As there is no
         existing platforms available using two chip selects of the NAND
         controller, it shall really not include code for supporting the
         2nd chip select for now, as such code cannot be verified.
      
      2. It resorts to the default and simpliest memory based badblock
         table
      
      3. Only limited types of nand flash are currently supported. Most
         PXA3xx processors come with on-chip NAND flash dies, so there
         isn't much flexibility for other types of NAND.
      
      4. The NAND controller should be configured to detect the device's
         ID, thus making it difficult to use nand_scan_ident() to assist
         the detection process (though it's not impossible)
      
      TODO: fix all the above limitations of cuz :-)
      Signed-off-by: Neric miao <eric.miao@marvell.com>
      Cc: Sergey Podstavin <spodstavin@ru.mvista.com>
      Signed-off-by: NDavid Woodhouse <dwmw2@infradead.org>
      fe69af00