This header defines the gfx v9 MEC structures.
Acked-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NFelix Kuehling <Felix.Kuehling@amd.com>
Reviewed-by: NShaoyun Liu <Shaoyun.Liu@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

These are the Video Compression Engine registers for vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

These are the Unifed Video Decoder registers for vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

These are the THerMal control registers for vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

These are the System Managment Unit IO registers for vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

These are the System DMA register headers for vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

These are the OS Services register headers for vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

These are the Bus IO registers for vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

These are the Bus InterFace registers for vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

MP is the system management controller on vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

Add the MultiMedia Hub registers for vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

These are the Host Data Path registers for vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

Add the Graphics Core register headers for vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

These are the register headers for the Display
and Composition Engine on vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

ATHUB is part of the memory controller on soc15 asics.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

This adds the register bitfield enums for vega10.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

This header defines the IP layout for soc15 based SoCs.
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

This adds basic support for asics that use atomfirmware.h
to define their vbios tables.

v2: rebase
v3: squash in num scratch reg fix
Acked-by: NChristian König <christian.koenig@amd.com>
Reviewed-by: NKen Wang <Qingqing.Wang@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

There will be a slightly different version for atomfirmware.
Acked-by: NChristian König <christian.koenig@amd.com>
Reviewed-by: NKen Wang <Qingqing.Wang@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

Supposedly atomfirmware rom header is 3.3 atombios is 1.1.

v2: rebased on newer kernel
Acked-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

soc15 asics have a new vbios interface.  These headers
define that interface.
Acked-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

We will add the fence to freed buffer objects in a later commit, to ensure
that the underlying memory can only be re-used after all references in
page tables have been cleared.
Signed-off-by: NNicolai Hähnle <nicolai.haehnle@amd.com>
Reviewed-by: NChunming Zhou <david1.zhou@amd.com>
Reviewed-by: NJunwei Zhang <Jerry.Zhang@amd.com>
Reviewed-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

Power containment will degrade performance in some compute tests.
Restore disabling it as before code refining in powerplay.

v2: only in the compute profile
Signed-off-by: NEric Huang <JinHuiEric.Huang@amd.com>
Reviewed-by: NFelix Kuehling <felix.kuehling@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

The ring structure already has what we need.
Reviewed-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

Avoids passing around additional parameters during setup.
Reviewed-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

Everything we need is in the ring structure.  No need to
pass all the bits explicitly.
Reviewed-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

It's required.
Reviewed-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

No need to loop through the compute queues twice.
Reviewed-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

If KIQ isn't working, the compute rings won't work either.
Reviewed-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

It's required.
Reviewed-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

To better match where they are used.  Called from sw_init
and sw_fini.
Reviewed-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

Reviewed-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

load mc ucode in driver if VBIOS not loaded
a full version of MC ucode,
Signed-off-by: NRex Zhu <Rex.Zhu@amd.com>
Reviewed-by: NAlex Deucher <alexander.deucher@amd.com>
Reviewed-by: Njimqu <Jim.Qu@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

it could come from branch merge.
Signed-off-by: NChunming Zhou <David1.Zhou@amd.com>
Reviewed-by: NJunwei Zhang <Jerry.Zhang@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

Signed-off-by: NRex Zhu <Rex.Zhu@amd.com>
Reviewed-by: NAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

the ixcurrent_pg_status addr is different between APU and DGPU.
Signed-off-by: NRex Zhu <Rex.Zhu@amd.com>
Reviewed-by: NAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

Signed-off-by: NEric Huang <JinHuiEric.Huang@amd.com>
Signed-off-by: NSamuel Li <Samuel.Li@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

Forces VCE/UVD off during late init to ensure they're powered off
correctly during boot.
Signed-off-by: NTom St Denis <tom.stdenis@amd.com>
Reviewed-by: NAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: NSamuel Li <Samuel.Li@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

The outer loop is redundant and can be removed as it is doing nothing
useful. Also remove some commented out code that is not being used.

Detected by CoverityScan, CID#1402073
Signed-off-by: NColin Ian King <colin.king@canonical.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>

big number is to high priority.
Signed-off-by: NChunming Zhou <David1.Zhou@amd.com>
Reviewed-by: NChristian König <christian.koenig@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>