Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
openeuler
raspberrypi-kernel
提交
d91aa123
R
raspberrypi-kernel
项目概览
openeuler
/
raspberrypi-kernel
通知
13
Star
1
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
R
raspberrypi-kernel
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
提交
Issue看板
提交
d91aa123
编写于
3月 26, 2008
作者:
D
David S. Miller
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
[SPARC64]: Fix sparse warnings in arch/sparc64/kernel/irq.c
Signed-off-by:
N
David S. Miller
<
davem@davemloft.net
>
上级
6c830fef
变更
3
隐藏空白更改
内联
并排
Showing
3 changed file
with
30 addition
and
19 deletion
+30
-19
arch/sparc64/kernel/entry.h
arch/sparc64/kernel/entry.h
+27
-0
arch/sparc64/kernel/irq.c
arch/sparc64/kernel/irq.c
+2
-19
include/asm-sparc64/irq.h
include/asm-sparc64/irq.h
+1
-0
未找到文件。
arch/sparc64/kernel/entry.h
浏览文件 @
d91aa123
...
...
@@ -153,4 +153,31 @@ struct cheetah_err_info {
*/
extern
struct
cheetah_err_info
*
cheetah_error_log
;
/* UPA nodes send interrupt packet to UltraSparc with first data reg
* value low 5 (7 on Starfire) bits holding the IRQ identifier being
* delivered. We must translate this into a non-vector IRQ so we can
* set the softint on this cpu.
*
* To make processing these packets efficient and race free we use
* an array of irq buckets below. The interrupt vector handler in
* entry.S feeds incoming packets into per-cpu pil-indexed lists.
*
* If you make changes to ino_bucket, please update hand coded assembler
* of the vectored interrupt trap handler(s) in entry.S and sun4v_ivec.S
*/
struct
ino_bucket
{
/*0x00*/
unsigned
long
__irq_chain_pa
;
/* Virtual interrupt number assigned to this INO. */
/*0x08*/
unsigned
int
__virt_irq
;
/*0x0c*/
unsigned
int
__pad
;
};
extern
struct
ino_bucket
*
ivector_table
;
extern
unsigned
long
ivector_table_pa
;
extern
void
handler_irq
(
int
irq
,
struct
pt_regs
*
regs
);
extern
void
init_irqwork_curcpu
(
void
);
extern
void
__cpuinit
sun4v_register_mondo_queues
(
int
this_cpu
);
#endif
/* _ENTRY_H */
arch/sparc64/kernel/irq.c
浏览文件 @
d91aa123
...
...
@@ -44,27 +44,10 @@
#include <asm/hypervisor.h>
#include <asm/cacheflush.h>
/* UPA nodes send interrupt packet to UltraSparc with first data reg
* value low 5 (7 on Starfire) bits holding the IRQ identifier being
* delivered. We must translate this into a non-vector IRQ so we can
* set the softint on this cpu.
*
* To make processing these packets efficient and race free we use
* an array of irq buckets below. The interrupt vector handler in
* entry.S feeds incoming packets into per-cpu pil-indexed lists.
*
* If you make changes to ino_bucket, please update hand coded assembler
* of the vectored interrupt trap handler(s) in entry.S and sun4v_ivec.S
*/
struct
ino_bucket
{
/*0x00*/
unsigned
long
__irq_chain_pa
;
/* Virtual interrupt number assigned to this INO. */
/*0x08*/
unsigned
int
__virt_irq
;
/*0x0c*/
unsigned
int
__pad
;
};
#include "entry.h"
#define NUM_IVECS (IMAP_INR + 1)
struct
ino_bucket
*
ivector_table
;
unsigned
long
ivector_table_pa
;
...
...
include/asm-sparc64/irq.h
浏览文件 @
d91aa123
...
...
@@ -64,6 +64,7 @@ extern unsigned char virt_irq_alloc(unsigned int dev_handle,
extern
void
virt_irq_free
(
unsigned
int
virt_irq
);
#endif
extern
void
__init
init_IRQ
(
void
);
extern
void
fixup_irqs
(
void
);
static
inline
void
set_softint
(
unsigned
long
bits
)
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录