Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
openeuler
raspberrypi-kernel
提交
c04d66bb
R
raspberrypi-kernel
项目概览
openeuler
/
raspberrypi-kernel
通知
13
Star
1
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
R
raspberrypi-kernel
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
提交
Issue看板
提交
c04d66bb
编写于
7月 12, 2007
作者:
B
Bryan Wu
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
Blackfin arch: clean up some coding style issues
Signed-off-by:
N
Bryan Wu
<
bryan.wu@analog.com
>
上级
1d189474
变更
5
隐藏空白更改
内联
并排
Showing
5 changed file
with
8 addition
and
13 deletion
+8
-13
arch/blackfin/mach-common/ints-priority-dc.c
arch/blackfin/mach-common/ints-priority-dc.c
+2
-2
arch/blackfin/mach-common/ints-priority-sc.c
arch/blackfin/mach-common/ints-priority-sc.c
+6
-7
include/asm-blackfin/mach-bf548/cdefBF54x_base.h
include/asm-blackfin/mach-bf548/cdefBF54x_base.h
+0
-1
include/asm-blackfin/mach-bf561/cdefBF561.h
include/asm-blackfin/mach-bf561/cdefBF561.h
+0
-1
include/asm-blackfin/mman.h
include/asm-blackfin/mman.h
+0
-2
未找到文件。
arch/blackfin/mach-common/ints-priority-dc.c
浏览文件 @
c04d66bb
...
@@ -371,8 +371,8 @@ int __init init_arch_irq(void)
...
@@ -371,8 +371,8 @@ int __init init_arch_irq(void)
bfin_write_SICA_IMASK1
(
SIC_UNMASK_ALL
);
bfin_write_SICA_IMASK1
(
SIC_UNMASK_ALL
);
SSYNC
();
SSYNC
();
bfin_write_SICA_IWR0
(
IWR_ENABLE_ALL
);
bfin_write_SICA_IWR0
(
IWR_ENABLE_ALL
);
bfin_write_SICA_IWR1
(
IWR_ENABLE_ALL
);
bfin_write_SICA_IWR1
(
IWR_ENABLE_ALL
);
local_irq_disable
();
local_irq_disable
();
...
...
arch/blackfin/mach-common/ints-priority-sc.c
浏览文件 @
c04d66bb
...
@@ -147,8 +147,8 @@ static void bfin_internal_mask_irq(unsigned int irq)
...
@@ -147,8 +147,8 @@ static void bfin_internal_mask_irq(unsigned int irq)
unsigned
mask_bank
,
mask_bit
;
unsigned
mask_bank
,
mask_bit
;
mask_bank
=
(
irq
-
(
IRQ_CORETMR
+
1
))
/
32
;
mask_bank
=
(
irq
-
(
IRQ_CORETMR
+
1
))
/
32
;
mask_bit
=
(
irq
-
(
IRQ_CORETMR
+
1
))
%
32
;
mask_bit
=
(
irq
-
(
IRQ_CORETMR
+
1
))
%
32
;
bfin_write_SIC_IMASK
(
mask_bank
,
bfin_read_SIC_IMASK
(
mask_bank
)
&
\
bfin_write_SIC_IMASK
(
mask_bank
,
bfin_read_SIC_IMASK
(
mask_bank
)
&
~
(
1
<<
mask_bit
));
~
(
1
<<
mask_bit
));
#endif
#endif
SSYNC
();
SSYNC
();
}
}
...
@@ -161,9 +161,9 @@ static void bfin_internal_unmask_irq(unsigned int irq)
...
@@ -161,9 +161,9 @@ static void bfin_internal_unmask_irq(unsigned int irq)
#else
#else
unsigned
mask_bank
,
mask_bit
;
unsigned
mask_bank
,
mask_bit
;
mask_bank
=
(
irq
-
(
IRQ_CORETMR
+
1
))
/
32
;
mask_bank
=
(
irq
-
(
IRQ_CORETMR
+
1
))
/
32
;
mask_bit
=
(
irq
-
(
IRQ_CORETMR
+
1
))
%
32
;
mask_bit
=
(
irq
-
(
IRQ_CORETMR
+
1
))
%
32
;
bfin_write_SIC_IMASK
(
mask_bank
,
bfin_read_SIC_IMASK
(
mask_bank
)
|
\
bfin_write_SIC_IMASK
(
mask_bank
,
bfin_read_SIC_IMASK
(
mask_bank
)
|
(
1
<<
mask_bit
));
(
1
<<
mask_bit
));
#endif
#endif
SSYNC
();
SSYNC
();
}
}
...
@@ -728,7 +728,7 @@ int __init init_arch_irq(void)
...
@@ -728,7 +728,7 @@ int __init init_arch_irq(void)
bfin_write_SIC_IMASK2
(
SIC_UNMASK_ALL
);
bfin_write_SIC_IMASK2
(
SIC_UNMASK_ALL
);
bfin_write_SIC_IWR0
(
IWR_ENABLE_ALL
);
bfin_write_SIC_IWR0
(
IWR_ENABLE_ALL
);
bfin_write_SIC_IWR1
(
IWR_ENABLE_ALL
);
bfin_write_SIC_IWR1
(
IWR_ENABLE_ALL
);
bfin_write_SIC_IWR2
(
IWR_ENABLE_ALL
);
bfin_write_SIC_IWR2
(
IWR_ENABLE_ALL
);
#else
#else
bfin_write_SIC_IMASK
(
SIC_UNMASK_ALL
);
bfin_write_SIC_IMASK
(
SIC_UNMASK_ALL
);
bfin_write_SIC_IWR
(
IWR_ENABLE_ALL
);
bfin_write_SIC_IWR
(
IWR_ENABLE_ALL
);
...
@@ -878,7 +878,6 @@ void do_irq(int vec, struct pt_regs *fp)
...
@@ -878,7 +878,6 @@ void do_irq(int vec, struct pt_regs *fp)
sic_status
[
0
]
=
bfin_read_SIC_ISR
(
0
)
&
bfin_read_SIC_IMASK
(
0
);
sic_status
[
0
]
=
bfin_read_SIC_ISR
(
0
)
&
bfin_read_SIC_IMASK
(
0
);
sic_status
[
1
]
=
bfin_read_SIC_ISR
(
1
)
&
bfin_read_SIC_IMASK
(
1
);
sic_status
[
1
]
=
bfin_read_SIC_ISR
(
1
)
&
bfin_read_SIC_IMASK
(
1
);
sic_status
[
2
]
=
bfin_read_SIC_ISR
(
2
)
&
bfin_read_SIC_IMASK
(
2
);
sic_status
[
2
]
=
bfin_read_SIC_ISR
(
2
)
&
bfin_read_SIC_IMASK
(
2
);
for
(;;
ivg
++
)
{
for
(;;
ivg
++
)
{
if
(
ivg
>=
ivg_stop
)
{
if
(
ivg
>=
ivg_stop
)
{
...
...
include/asm-blackfin/mach-bf548/cdefBF54x_base.h
浏览文件 @
c04d66bb
...
@@ -68,7 +68,6 @@ static __inline__ void bfin_write_VR_CTL(unsigned int val)
...
@@ -68,7 +68,6 @@ static __inline__ void bfin_write_VR_CTL(unsigned int val)
bfin_write32
(
SIC_IWR0
,
iwr0
);
bfin_write32
(
SIC_IWR0
,
iwr0
);
bfin_write32
(
SIC_IWR1
,
iwr1
);
bfin_write32
(
SIC_IWR1
,
iwr1
);
bfin_write32
(
SIC_IWR2
,
iwr2
);
bfin_write32
(
SIC_IWR2
,
iwr2
);
}
}
#define bfin_read_PLL_STAT() bfin_read16(PLL_STAT)
#define bfin_read_PLL_STAT() bfin_read16(PLL_STAT)
#define bfin_write_PLL_STAT(val) bfin_write16(PLL_STAT, val)
#define bfin_write_PLL_STAT(val) bfin_write16(PLL_STAT, val)
...
...
include/asm-blackfin/mach-bf561/cdefBF561.h
浏览文件 @
c04d66bb
...
@@ -74,7 +74,6 @@ static __inline__ void bfin_write_VR_CTL(unsigned int val)
...
@@ -74,7 +74,6 @@ static __inline__ void bfin_write_VR_CTL(unsigned int val)
local_irq_restore
(
flags
);
local_irq_restore
(
flags
);
bfin_write32
(
SICA_IWR0
,
iwr0
);
bfin_write32
(
SICA_IWR0
,
iwr0
);
bfin_write32
(
SICA_IWR1
,
iwr1
);
bfin_write32
(
SICA_IWR1
,
iwr1
);
}
}
#define bfin_read_PLL_STAT() bfin_read16(PLL_STAT)
#define bfin_read_PLL_STAT() bfin_read16(PLL_STAT)
#define bfin_write_PLL_STAT(val) bfin_write16(PLL_STAT,val)
#define bfin_write_PLL_STAT(val) bfin_write16(PLL_STAT,val)
...
...
include/asm-blackfin/mman.h
浏览文件 @
c04d66bb
...
@@ -22,8 +22,6 @@
...
@@ -22,8 +22,6 @@
#define MAP_NORESERVE 0x4000
/* don't check for reservations */
#define MAP_NORESERVE 0x4000
/* don't check for reservations */
#define MAP_POPULATE 0x8000
/* populate (prefault) pagetables */
#define MAP_POPULATE 0x8000
/* populate (prefault) pagetables */
#define MAP_NONBLOCK 0x10000
/* do not block on IO */
#define MAP_NONBLOCK 0x10000
/* do not block on IO */
#define MAP_UNINITIALIZE 0x4000000
/* For anonymous mmap, memory could
be uninitialized. */
#define MS_ASYNC 1
/* sync memory asynchronously */
#define MS_ASYNC 1
/* sync memory asynchronously */
#define MS_INVALIDATE 2
/* invalidate the caches */
#define MS_INVALIDATE 2
/* invalidate the caches */
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录