提交 9ebcaa47 编写于 作者: M Mike Frysinger

Blackfin: bf54x: add missing SIC_RVECT definition

Signed-off-by: NMike Frysinger <vapier@gentoo.org>
上级 49e00edb
...@@ -40,6 +40,8 @@ ...@@ -40,6 +40,8 @@
/* SIC Registers */ /* SIC Registers */
#define bfin_read_SIC_RVECT() bfin_read32(SIC_RVECT)
#define bfin_write_SIC_RVECT(val) bfin_write32(SIC_RVECT, val)
#define bfin_read_SIC_IMASK0() bfin_read32(SIC_IMASK0) #define bfin_read_SIC_IMASK0() bfin_read32(SIC_IMASK0)
#define bfin_write_SIC_IMASK0(val) bfin_write32(SIC_IMASK0, val) #define bfin_write_SIC_IMASK0(val) bfin_write32(SIC_IMASK0, val)
#define bfin_read_SIC_IMASK1() bfin_read32(SIC_IMASK1) #define bfin_read_SIC_IMASK1() bfin_read32(SIC_IMASK1)
......
...@@ -35,6 +35,7 @@ ...@@ -35,6 +35,7 @@
/* SIC Registers */ /* SIC Registers */
#define SIC_RVECT 0xffc00108
#define SIC_IMASK0 0xffc0010c /* System Interrupt Mask Register 0 */ #define SIC_IMASK0 0xffc0010c /* System Interrupt Mask Register 0 */
#define SIC_IMASK1 0xffc00110 /* System Interrupt Mask Register 1 */ #define SIC_IMASK1 0xffc00110 /* System Interrupt Mask Register 1 */
#define SIC_IMASK2 0xffc00114 /* System Interrupt Mask Register 2 */ #define SIC_IMASK2 0xffc00114 /* System Interrupt Mask Register 2 */
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册