提交 17c0e710 编写于 作者: I Ingo Molnar 提交者: Thomas Gleixner

x86: Mark atomic irq ops raw for 32bit legacy

The atomic ops emulation for 32bit legacy CPUs floods the tracer with
irq off/on entries. The irq disabled regions are short and therefor
not interesting when chasing long irq disabled latencies. Mark them
raw and keep them out of the trace.
Signed-off-by: NIngo Molnar <mingo@elte.hu>
Signed-off-by: NThomas Gleixner <tglx@linutronix.de>
上级 3bef4447
...@@ -187,10 +187,10 @@ static inline int atomic_add_return(int i, atomic_t *v) ...@@ -187,10 +187,10 @@ static inline int atomic_add_return(int i, atomic_t *v)
#ifdef CONFIG_M386 #ifdef CONFIG_M386
no_xadd: /* Legacy 386 processor */ no_xadd: /* Legacy 386 processor */
local_irq_save(flags); raw_local_irq_save(flags);
__i = atomic_read(v); __i = atomic_read(v);
atomic_set(v, i + __i); atomic_set(v, i + __i);
local_irq_restore(flags); raw_local_irq_restore(flags);
return i + __i; return i + __i;
#endif #endif
} }
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册