-
由 Dan Williams 提交于
Some engines have transfer size and address alignment restrictions. Add a per-operation alignment property to struct dma_device that the async routines and dmatest can use to check alignment capabilities. Signed-off-by: NDan Williams <dan.j.williams@intel.com>
83544ae9