Need to avoid race in updating IRQ mask.  This can probably be replaced
smarter use of the interrupt control registers (if/when chipset
docs are available).
Signed-off-by: NStephen Hemminger <shemminger@osdl.org>