PLL mode based on 32KHz master clock not supported in
AB silicon so remove support from the driver.
Signed-off-by: NAdam Thomson <Adam.Thomson.Opensource@diasemi.com>
Signed-off-by: NMark Brown <broonie@kernel.org>