• M
    powerpc/xics: EOI xics ipi by hand in kexec · 1a57c926
    Milton Miller 提交于
    EOI normally has the side effect of returning the cpu to the base
    priority to recieve the next interrupt.  This is actually controlled
    by the top byte of the xirr register.   When we are exiting the
    kernel in kexec we must eoi the ipi for the next kernel because we
    never return from the handler, but we want to leave interrupt
    delivery blocked until the next kernel takes action.
    
    Since the hardware ipi vector is fixed, its easiest to just do the
    eoi explicitly.
    Signed-off-by: NMilton Miller <miltonm@bga.com>
    Signed-off-by: NBenjamin Herrenschmidt <benh@kernel.crashing.org>
    1a57c926
xics.c 19.5 KB