cpu-db8500.c 10.2 KB
Newer Older
1
/*
2
 * Copyright (C) 2008-2009 ST-Ericsson SA
3 4 5 6 7 8 9 10 11 12 13 14
 *
 * Author: Srinidhi KASAGAR <srinidhi.kasagar@stericsson.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2, as
 * published by the Free Software Foundation.
 *
 */
#include <linux/types.h>
#include <linux/init.h>
#include <linux/device.h>
#include <linux/amba/bus.h>
R
Rabin Vincent 已提交
15
#include <linux/interrupt.h>
16 17
#include <linux/irq.h>
#include <linux/platform_device.h>
18
#include <linux/io.h>
19
#include <linux/mfd/abx500/ab8500.h>
20
#include <linux/mfd/dbx500-prcmu.h>
21 22 23
#include <linux/of.h>
#include <linux/of_platform.h>
#include <linux/regulator/machine.h>
24
#include <linux/platform_data/pinctrl-nomadik.h>
25
#include <linux/random.h>
26

27
#include <asm/pmu.h>
28
#include <asm/mach/map.h>
29
#include <asm/mach/arch.h>
30

31 32
#include "setup.h"
#include "devices.h"
33
#include "irqs.h"
34

R
Rabin Vincent 已提交
35
#include "devices-db8500.h"
36
#include "ste-dma40-db8500.h"
37
#include "db8500-regs.h"
38
#include "board-mop500.h"
39
#include "id.h"
R
Rabin Vincent 已提交
40

41
/* minimum static i/o mapping required to boot U8500 platforms */
R
Rabin Vincent 已提交
42
static struct map_desc u8500_uart_io_desc[] __initdata = {
43 44
	__IO_DEV_DESC(U8500_UART0_BASE, SZ_4K),
	__IO_DEV_DESC(U8500_UART2_BASE, SZ_4K),
R
Rabin Vincent 已提交
45
};
L
Linus Walleij 已提交
46 47
/*  U8500 and U9540 common io_desc */
static struct map_desc u8500_common_io_desc[] __initdata = {
48 49
	/* SCU base also covers GIC CPU BASE and TWD with its 4K page */
	__IO_DEV_DESC(U8500_SCU_BASE, SZ_4K),
50 51 52 53 54 55 56 57 58 59 60
	__IO_DEV_DESC(U8500_GIC_DIST_BASE, SZ_4K),
	__IO_DEV_DESC(U8500_L2CC_BASE, SZ_4K),
	__IO_DEV_DESC(U8500_MTU0_BASE, SZ_4K),
	__IO_DEV_DESC(U8500_BACKUPRAM0_BASE, SZ_8K),

	__IO_DEV_DESC(U8500_CLKRST1_BASE, SZ_4K),
	__IO_DEV_DESC(U8500_CLKRST2_BASE, SZ_4K),
	__IO_DEV_DESC(U8500_CLKRST3_BASE, SZ_4K),
	__IO_DEV_DESC(U8500_CLKRST5_BASE, SZ_4K),
	__IO_DEV_DESC(U8500_CLKRST6_BASE, SZ_4K),

61
	__IO_DEV_DESC(U8500_GPIO0_BASE, SZ_4K),
62 63 64
	__IO_DEV_DESC(U8500_GPIO1_BASE, SZ_4K),
	__IO_DEV_DESC(U8500_GPIO2_BASE, SZ_4K),
	__IO_DEV_DESC(U8500_GPIO3_BASE, SZ_4K),
65 66 67 68 69
};

/* U8500 IO map specific description */
static struct map_desc u8500_io_desc[] __initdata = {
	__IO_DEV_DESC(U8500_PRCMU_BASE, SZ_4K),
70
	__IO_DEV_DESC(U8500_PRCMU_TCDM_BASE, SZ_4K),
71 72 73 74 75 76 77

};

/* U9540 IO map specific description */
static struct map_desc u9540_io_desc[] __initdata = {
	__IO_DEV_DESC(U8500_PRCMU_BASE, SZ_4K + SZ_8K),
	__IO_DEV_DESC(U8500_PRCMU_TCDM_BASE, SZ_4K + SZ_8K),
78 79
};

R
Rabin Vincent 已提交
80
void __init u8500_map_io(void)
81
{
R
Rabin Vincent 已提交
82 83 84 85
	/*
	 * Map the UARTs early so that the DEBUG_LL stuff continues to work.
	 */
	iotable_init(u8500_uart_io_desc, ARRAY_SIZE(u8500_uart_io_desc));
86

R
Rabin Vincent 已提交
87
	ux500_map_io();
88

L
Linus Walleij 已提交
89
	iotable_init(u8500_common_io_desc, ARRAY_SIZE(u8500_common_io_desc));
90

91
	if (cpu_is_ux540_family())
92 93 94
		iotable_init(u9540_io_desc, ARRAY_SIZE(u9540_io_desc));
	else
		iotable_init(u8500_io_desc, ARRAY_SIZE(u8500_io_desc));
95 96
}

R
Rabin Vincent 已提交
97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124
static struct resource db8500_pmu_resources[] = {
	[0] = {
		.start		= IRQ_DB8500_PMU,
		.end		= IRQ_DB8500_PMU,
		.flags		= IORESOURCE_IRQ,
	},
};

/*
 * The PMU IRQ lines of two cores are wired together into a single interrupt.
 * Bounce the interrupt to the other core if it's not ours.
 */
static irqreturn_t db8500_pmu_handler(int irq, void *dev, irq_handler_t handler)
{
	irqreturn_t ret = handler(irq, dev);
	int other = !smp_processor_id();

	if (ret == IRQ_NONE && cpu_online(other))
		irq_set_affinity(irq, cpumask_of(other));

	/*
	 * We should be able to get away with the amount of IRQ_NONEs we give,
	 * while still having the spurious IRQ detection code kick in if the
	 * interrupt really starts hitting spuriously.
	 */
	return ret;
}

125
struct arm_pmu_platdata db8500_pmu_platdata = {
R
Rabin Vincent 已提交
126 127 128 129 130
	.handle_irq		= db8500_pmu_handler,
};

static struct platform_device db8500_pmu_device = {
	.name			= "arm-pmu",
131
	.id			= -1,
R
Rabin Vincent 已提交
132 133 134 135 136 137 138 139 140 141
	.num_resources		= ARRAY_SIZE(db8500_pmu_resources),
	.resource		= db8500_pmu_resources,
	.dev.platform_data	= &db8500_pmu_platdata,
};

static struct platform_device *platform_devs[] __initdata = {
	&u8500_dma40_device,
	&db8500_pmu_device,
};

R
Rabin Vincent 已提交
142 143 144 145 146 147 148 149 150 151 152 153
static resource_size_t __initdata db8500_gpio_base[] = {
	U8500_GPIOBANK0_BASE,
	U8500_GPIOBANK1_BASE,
	U8500_GPIOBANK2_BASE,
	U8500_GPIOBANK3_BASE,
	U8500_GPIOBANK4_BASE,
	U8500_GPIOBANK5_BASE,
	U8500_GPIOBANK6_BASE,
	U8500_GPIOBANK7_BASE,
	U8500_GPIOBANK8_BASE,
};

154
static void __init db8500_add_gpios(struct device *parent)
R
Rabin Vincent 已提交
155 156
{
	struct nmk_gpio_platform_data pdata = {
157
		.supports_sleepmode = true,
R
Rabin Vincent 已提交
158 159
	};

160
	dbx500_add_gpios(parent, ARRAY_AND_SIZE(db8500_gpio_base),
R
Rabin Vincent 已提交
161
			 IRQ_DB8500_GPIO0, &pdata);
162
	dbx500_add_pinctrl(parent, "pinctrl-db8500", U8500_PRCMU_BASE);
R
Rabin Vincent 已提交
163 164
}

165
static int usb_db8500_dma_cfg[] = {
166 167 168 169 170 171 172 173
	DB8500_DMA_DEV38_USB_OTG_IEP_AND_OEP_1_9,
	DB8500_DMA_DEV37_USB_OTG_IEP_AND_OEP_2_10,
	DB8500_DMA_DEV36_USB_OTG_IEP_AND_OEP_3_11,
	DB8500_DMA_DEV19_USB_OTG_IEP_AND_OEP_4_12,
	DB8500_DMA_DEV18_USB_OTG_IEP_AND_OEP_5_13,
	DB8500_DMA_DEV17_USB_OTG_IEP_AND_OEP_6_14,
	DB8500_DMA_DEV16_USB_OTG_IEP_AND_OEP_7_15,
	DB8500_DMA_DEV39_USB_OTG_IEP_AND_OEP_8
174 175
};

176 177 178 179
static const char *db8500_read_soc_id(void)
{
	void __iomem *uid = __io_address(U8500_BB_UID_BASE);

180 181
	/* Throw these device-specific numbers into the entropy pool */
	add_device_randomness(uid, 0x14);
182
	return kasprintf(GFP_KERNEL, "%08x%08x%08x%08x%08x",
183
			 readl((u32 *)uid+0),
184 185 186 187 188 189 190 191 192 193 194
			 readl((u32 *)uid+1), readl((u32 *)uid+2),
			 readl((u32 *)uid+3), readl((u32 *)uid+4));
}

static struct device * __init db8500_soc_device_init(void)
{
	const char *soc_id = db8500_read_soc_id();

	return ux500_soc_device_init(soc_id);
}

195 196 197
/*
 * This function is called from the board init
 */
198
struct device * __init u8500_init_devices(struct ab8500_platform_data *ab8500)
199
{
200
	struct device *parent;
201
	int i;
202 203 204 205 206

	parent = db8500_soc_device_init();

	db8500_add_rtc(parent);
	db8500_add_gpios(parent);
207
	db8500_add_usb(parent, usb_db8500_dma_cfg, usb_db8500_dma_cfg);
R
Rabin Vincent 已提交
208

209 210 211
	for (i = 0; i < ARRAY_SIZE(platform_devs); i++)
		platform_devs[i]->dev.parent = parent;

212 213
	db8500_prcmu_device.dev.platform_data = ab8500;

214 215 216 217 218
	platform_add_devices(platform_devs, ARRAY_SIZE(platform_devs));

	return parent;
}

219 220
#ifdef CONFIG_MACH_UX500_DT

221
/* TODO: Once all pieces are DT:ed, remove completely. */
222
static struct device * __init u8500_of_init_devices(void)
223
{
224
	struct device *parent = db8500_soc_device_init();
225

226
	db8500_add_usb(parent, usb_db8500_dma_cfg, usb_db8500_dma_cfg);
227

228
	u8500_dma40_device.dev.parent = parent;
229

230 231 232
	/*
	 * Devices to be DT:ed:
	 *   u8500_dma40_device  = todo
233
	 *   db8500_pmu_device   = done
234
	 *   db8500_prcmu_device = done
235
	 */
236
	platform_device_register(&u8500_dma40_device);
237

238
	return parent;
239
}
240 241 242 243

static struct of_dev_auxdata u8500_auxdata_lookup[] __initdata = {
	/* Requires call-back bindings. */
	OF_DEV_AUXDATA("arm,cortex-a9-pmu", 0, "arm-pmu", &db8500_pmu_platdata),
244
	/* Requires DMA bindings. */
245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267
	OF_DEV_AUXDATA("arm,pl011", 0x80120000, "uart0", &uart0_plat),
	OF_DEV_AUXDATA("arm,pl011", 0x80121000, "uart1", &uart1_plat),
	OF_DEV_AUXDATA("arm,pl011", 0x80007000, "uart2", &uart2_plat),
	OF_DEV_AUXDATA("arm,pl022", 0x80002000, "ssp0",  &ssp0_plat),
	OF_DEV_AUXDATA("arm,pl18x", 0x80126000, "sdi0",  &mop500_sdi0_data),
	OF_DEV_AUXDATA("arm,pl18x", 0x80118000, "sdi1",  &mop500_sdi1_data),
	OF_DEV_AUXDATA("arm,pl18x", 0x80005000, "sdi2",  &mop500_sdi2_data),
	OF_DEV_AUXDATA("arm,pl18x", 0x80114000, "sdi4",  &mop500_sdi4_data),
	/* Requires clock name bindings. */
	OF_DEV_AUXDATA("st,nomadik-gpio", 0x8012e000, "gpio.0", NULL),
	OF_DEV_AUXDATA("st,nomadik-gpio", 0x8012e080, "gpio.1", NULL),
	OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e000, "gpio.2", NULL),
	OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e080, "gpio.3", NULL),
	OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e100, "gpio.4", NULL),
	OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e180, "gpio.5", NULL),
	OF_DEV_AUXDATA("st,nomadik-gpio", 0x8011e000, "gpio.6", NULL),
	OF_DEV_AUXDATA("st,nomadik-gpio", 0x8011e080, "gpio.7", NULL),
	OF_DEV_AUXDATA("st,nomadik-gpio", 0xa03fe000, "gpio.8", NULL),
	OF_DEV_AUXDATA("st,nomadik-i2c", 0x80004000, "nmk-i2c.0", NULL),
	OF_DEV_AUXDATA("st,nomadik-i2c", 0x80122000, "nmk-i2c.1", NULL),
	OF_DEV_AUXDATA("st,nomadik-i2c", 0x80128000, "nmk-i2c.2", NULL),
	OF_DEV_AUXDATA("st,nomadik-i2c", 0x80110000, "nmk-i2c.3", NULL),
	OF_DEV_AUXDATA("st,nomadik-i2c", 0x8012a000, "nmk-i2c.4", NULL),
268 269
	OF_DEV_AUXDATA("stericsson,db8500-prcmu", 0x80157000, "db8500-prcmu",
			&db8500_prcmu_pdata),
270
	OF_DEV_AUXDATA("smsc,lan9115", 0x50000000, "smsc911x", NULL),
271
	/* Requires device name bindings. */
272
	OF_DEV_AUXDATA("stericsson,nmk-pinctrl", U8500_PRCMU_BASE,
273
		"pinctrl-db8500", NULL),
274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300
	/* Requires clock name and DMA bindings. */
	OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80123000,
		"ux500-msp-i2s.0", &msp0_platform_data),
	OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80124000,
		"ux500-msp-i2s.1", &msp1_platform_data),
	OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80117000,
		"ux500-msp-i2s.2", &msp2_platform_data),
	OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80125000,
		"ux500-msp-i2s.3", &msp3_platform_data),
	{},
};

static const struct of_device_id u8500_local_bus_nodes[] = {
	/* only create devices below soc node */
	{ .compatible = "stericsson,db8500", },
	{ .compatible = "stericsson,db8500-prcmu", },
	{ .compatible = "simple-bus"},
	{ },
};

static void __init u8500_init_machine(void)
{
	struct device *parent = NULL;

	/* Pinmaps must be in place before devices register */
	if (of_machine_is_compatible("st-ericsson,mop500"))
		mop500_pinmaps_init();
301
	else if (of_machine_is_compatible("calaosystems,snowball-a9500")) {
302
		snowball_pinmaps_init();
303 304
		mop500_snowball_ethernet_clock_enable();
	} else if (of_machine_is_compatible("st-ericsson,hrefv60+"))
305
		hrefv60_pinmaps_init();
306 307
	else if (of_machine_is_compatible("st-ericsson,ccu9540")) {}
		/* TODO: Add pinmaps for ccu9540 board. */
308 309 310 311 312 313 314 315

	/* TODO: Export SoC, USB, cpu-freq and DMA40 */
	parent = u8500_of_init_devices();

	/* automatically probe child nodes of db8500 device */
	of_platform_populate(NULL, u8500_local_bus_nodes, u8500_auxdata_lookup, parent);
}

316 317 318 319 320
static const char * stericsson_dt_platform_compat[] = {
	"st-ericsson,u8500",
	"st-ericsson,u8540",
	"st-ericsson,u9500",
	"st-ericsson,u9540",
321 322 323
	NULL,
};

324
DT_MACHINE_START(U8500_DT, "ST-Ericsson Ux5x0 platform (Device Tree Support)")
325
	.smp            = smp_ops(ux500_smp_ops),
326 327 328
	.map_io		= u8500_map_io,
	.init_irq	= ux500_init_irq,
	/* we re-use nomadik timer here */
S
Stephen Warren 已提交
329
	.init_time	= ux500_timer_init,
330
	.init_machine	= u8500_init_machine,
331
	.init_late	= NULL,
332
	.dt_compat      = stericsson_dt_platform_compat,
333 334 335
MACHINE_END

#endif