clock.c 14.0 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12
/*
 * arch/arm/mach-ep93xx/clock.c
 * Clock control for Cirrus EP93xx chips.
 *
 * Copyright (C) 2006 Lennert Buytenhek <buytenh@wantstofly.org>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or (at
 * your option) any later version.
 */

13 14
#define pr_fmt(fmt) "ep93xx " KBUILD_MODNAME ": " fmt

15 16 17
#include <linux/kernel.h>
#include <linux/clk.h>
#include <linux/err.h>
18
#include <linux/module.h>
19
#include <linux/string.h>
20
#include <linux/io.h>
21
#include <linux/spinlock.h>
22
#include <linux/clkdev.h>
23 24

#include <mach/hardware.h>
25

26 27
#include <asm/div64.h>

28
#include "soc.h"
29

30
struct clk {
31
	struct clk	*parent;
32 33
	unsigned long	rate;
	int		users;
34
	int		sw_locked;
35
	void __iomem	*enable_reg;
36
	u32		enable_mask;
37 38

	unsigned long	(*get_rate)(struct clk *clk);
39
	int		(*set_rate)(struct clk *clk, unsigned long rate);
40 41
};

42 43 44

static unsigned long get_uart_rate(struct clk *clk);

45
static int set_keytchclk_rate(struct clk *clk, unsigned long rate);
46
static int set_div_rate(struct clk *clk, unsigned long rate);
R
Ryan Mallon 已提交
47 48
static int set_i2s_sclk_rate(struct clk *clk, unsigned long rate);
static int set_i2s_lrclk_rate(struct clk *clk, unsigned long rate);
49 50 51 52

static struct clk clk_xtali = {
	.rate		= EP93XX_EXT_CLK_RATE,
};
53
static struct clk clk_uart1 = {
54
	.parent		= &clk_xtali,
55
	.sw_locked	= 1,
56 57
	.enable_reg	= EP93XX_SYSCON_DEVCFG,
	.enable_mask	= EP93XX_SYSCON_DEVCFG_U1EN,
58 59 60
	.get_rate	= get_uart_rate,
};
static struct clk clk_uart2 = {
61
	.parent		= &clk_xtali,
62
	.sw_locked	= 1,
63 64
	.enable_reg	= EP93XX_SYSCON_DEVCFG,
	.enable_mask	= EP93XX_SYSCON_DEVCFG_U2EN,
65 66 67
	.get_rate	= get_uart_rate,
};
static struct clk clk_uart3 = {
68
	.parent		= &clk_xtali,
69
	.sw_locked	= 1,
70 71
	.enable_reg	= EP93XX_SYSCON_DEVCFG,
	.enable_mask	= EP93XX_SYSCON_DEVCFG_U3EN,
72
	.get_rate	= get_uart_rate,
73
};
74 75 76 77 78 79 80 81 82 83 84 85 86 87 88
static struct clk clk_pll1 = {
	.parent		= &clk_xtali,
};
static struct clk clk_f = {
	.parent		= &clk_pll1,
};
static struct clk clk_h = {
	.parent		= &clk_pll1,
};
static struct clk clk_p = {
	.parent		= &clk_pll1,
};
static struct clk clk_pll2 = {
	.parent		= &clk_xtali,
};
89
static struct clk clk_usb_host = {
90
	.parent		= &clk_pll2,
91 92
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_USH_EN,
93
};
94
static struct clk clk_keypad = {
95
	.parent		= &clk_xtali,
96 97 98 99 100
	.sw_locked	= 1,
	.enable_reg	= EP93XX_SYSCON_KEYTCHCLKDIV,
	.enable_mask	= EP93XX_SYSCON_KEYTCHCLKDIV_KEN,
	.set_rate	= set_keytchclk_rate,
};
101 102 103 104
static struct clk clk_spi = {
	.parent		= &clk_xtali,
	.rate		= EP93XX_EXT_CLK_RATE,
};
105
static struct clk clk_pwm = {
106
	.parent		= &clk_xtali,
107 108
	.rate		= EP93XX_EXT_CLK_RATE,
};
109

110 111 112 113 114 115 116
static struct clk clk_video = {
	.sw_locked	= 1,
	.enable_reg     = EP93XX_SYSCON_VIDCLKDIV,
	.enable_mask    = EP93XX_SYSCON_CLKDIV_ENABLE,
	.set_rate	= set_div_rate,
};

R
Ryan Mallon 已提交
117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139
static struct clk clk_i2s_mclk = {
	.sw_locked	= 1,
	.enable_reg	= EP93XX_SYSCON_I2SCLKDIV,
	.enable_mask	= EP93XX_SYSCON_CLKDIV_ENABLE,
	.set_rate	= set_div_rate,
};

static struct clk clk_i2s_sclk = {
	.sw_locked	= 1,
	.parent		= &clk_i2s_mclk,
	.enable_reg	= EP93XX_SYSCON_I2SCLKDIV,
	.enable_mask	= EP93XX_SYSCON_I2SCLKDIV_SENA,
	.set_rate	= set_i2s_sclk_rate,
};

static struct clk clk_i2s_lrclk = {
	.sw_locked	= 1,
	.parent		= &clk_i2s_sclk,
	.enable_reg	= EP93XX_SYSCON_I2SCLKDIV,
	.enable_mask	= EP93XX_SYSCON_I2SCLKDIV_SENA,
	.set_rate	= set_i2s_lrclk_rate,
};

140 141
/* DMA Clocks */
static struct clk clk_m2p0 = {
142
	.parent		= &clk_h,
143 144
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_DMA_M2P0,
145 146
};
static struct clk clk_m2p1 = {
147
	.parent		= &clk_h,
148 149
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_DMA_M2P1,
150 151
};
static struct clk clk_m2p2 = {
152
	.parent		= &clk_h,
153 154
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_DMA_M2P2,
155 156
};
static struct clk clk_m2p3 = {
157
	.parent		= &clk_h,
158 159
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_DMA_M2P3,
160 161
};
static struct clk clk_m2p4 = {
162
	.parent		= &clk_h,
163 164
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_DMA_M2P4,
165 166
};
static struct clk clk_m2p5 = {
167
	.parent		= &clk_h,
168 169
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_DMA_M2P5,
170 171
};
static struct clk clk_m2p6 = {
172
	.parent		= &clk_h,
173 174
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_DMA_M2P6,
175 176
};
static struct clk clk_m2p7 = {
177
	.parent		= &clk_h,
178 179
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_DMA_M2P7,
180 181
};
static struct clk clk_m2p8 = {
182
	.parent		= &clk_h,
183 184
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_DMA_M2P8,
185 186
};
static struct clk clk_m2p9 = {
187
	.parent		= &clk_h,
188 189
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_DMA_M2P9,
190 191
};
static struct clk clk_m2m0 = {
192
	.parent		= &clk_h,
193 194
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_DMA_M2M0,
195 196
};
static struct clk clk_m2m1 = {
197
	.parent		= &clk_h,
198 199
	.enable_reg	= EP93XX_SYSCON_PWRCNT,
	.enable_mask	= EP93XX_SYSCON_PWRCNT_DMA_M2M1,
200 201
};

202 203 204 205
#define INIT_CK(dev,con,ck)					\
	{ .dev_id = dev, .con_id = con, .clk = ck }

static struct clk_lookup clocks[] = {
206
	INIT_CK(NULL,			"xtali",	&clk_xtali),
207 208 209 210 211 212
	INIT_CK("apb:uart1",		NULL,		&clk_uart1),
	INIT_CK("apb:uart2",		NULL,		&clk_uart2),
	INIT_CK("apb:uart3",		NULL,		&clk_uart3),
	INIT_CK(NULL,			"pll1",		&clk_pll1),
	INIT_CK(NULL,			"fclk",		&clk_f),
	INIT_CK(NULL,			"hclk",		&clk_h),
213
	INIT_CK(NULL,			"apb_pclk",	&clk_p),
214
	INIT_CK(NULL,			"pll2",		&clk_pll2),
215
	INIT_CK("ohci-platform",	NULL,		&clk_usb_host),
216
	INIT_CK("ep93xx-keypad",	NULL,		&clk_keypad),
217
	INIT_CK("ep93xx-fb",		NULL,		&clk_video),
218
	INIT_CK("ep93xx-spi.0",		NULL,		&clk_spi),
R
Ryan Mallon 已提交
219 220 221
	INIT_CK("ep93xx-i2s",		"mclk",		&clk_i2s_mclk),
	INIT_CK("ep93xx-i2s",		"sclk",		&clk_i2s_sclk),
	INIT_CK("ep93xx-i2s",		"lrclk",	&clk_i2s_lrclk),
222
	INIT_CK(NULL,			"pwm_clk",	&clk_pwm),
223 224 225 226 227 228 229 230 231 232 233 234
	INIT_CK(NULL,			"m2p0",		&clk_m2p0),
	INIT_CK(NULL,			"m2p1",		&clk_m2p1),
	INIT_CK(NULL,			"m2p2",		&clk_m2p2),
	INIT_CK(NULL,			"m2p3",		&clk_m2p3),
	INIT_CK(NULL,			"m2p4",		&clk_m2p4),
	INIT_CK(NULL,			"m2p5",		&clk_m2p5),
	INIT_CK(NULL,			"m2p6",		&clk_m2p6),
	INIT_CK(NULL,			"m2p7",		&clk_m2p7),
	INIT_CK(NULL,			"m2p8",		&clk_m2p8),
	INIT_CK(NULL,			"m2p9",		&clk_m2p9),
	INIT_CK(NULL,			"m2m0",		&clk_m2m0),
	INIT_CK(NULL,			"m2m1",		&clk_m2m1),
235 236
};

237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256
static DEFINE_SPINLOCK(clk_lock);

static void __clk_enable(struct clk *clk)
{
	if (!clk->users++) {
		if (clk->parent)
			__clk_enable(clk->parent);

		if (clk->enable_reg) {
			u32 v;

			v = __raw_readl(clk->enable_reg);
			v |= clk->enable_mask;
			if (clk->sw_locked)
				ep93xx_syscon_swlocked_write(v, clk->enable_reg);
			else
				__raw_writel(v, clk->enable_reg);
		}
	}
}
257 258 259

int clk_enable(struct clk *clk)
{
260
	unsigned long flags;
261

262 263 264 265 266 267
	if (!clk)
		return -EINVAL;

	spin_lock_irqsave(&clk_lock, flags);
	__clk_enable(clk);
	spin_unlock_irqrestore(&clk_lock, flags);
268 269 270

	return 0;
}
271
EXPORT_SYMBOL(clk_enable);
272

273
static void __clk_disable(struct clk *clk)
274
{
275 276 277 278 279 280 281 282 283 284 285
	if (!--clk->users) {
		if (clk->enable_reg) {
			u32 v;

			v = __raw_readl(clk->enable_reg);
			v &= ~clk->enable_mask;
			if (clk->sw_locked)
				ep93xx_syscon_swlocked_write(v, clk->enable_reg);
			else
				__raw_writel(v, clk->enable_reg);
		}
286

287 288
		if (clk->parent)
			__clk_disable(clk->parent);
289 290
	}
}
291 292 293 294 295 296 297 298 299 300 301 302

void clk_disable(struct clk *clk)
{
	unsigned long flags;

	if (!clk)
		return;

	spin_lock_irqsave(&clk_lock, flags);
	__clk_disable(clk);
	spin_unlock_irqrestore(&clk_lock, flags);
}
303
EXPORT_SYMBOL(clk_disable);
304

305 306
static unsigned long get_uart_rate(struct clk *clk)
{
307
	unsigned long rate = clk_get_rate(clk->parent);
308 309
	u32 value;

310 311
	value = __raw_readl(EP93XX_SYSCON_PWRCNT);
	if (value & EP93XX_SYSCON_PWRCNT_UARTBAUD)
312
		return rate;
313
	else
314
		return rate / 2;
315 316
}

317 318
unsigned long clk_get_rate(struct clk *clk)
{
319 320 321
	if (clk->get_rate)
		return clk->get_rate(clk);

322 323
	return clk->rate;
}
324
EXPORT_SYMBOL(clk_get_rate);
325

326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353
static int set_keytchclk_rate(struct clk *clk, unsigned long rate)
{
	u32 val;
	u32 div_bit;

	val = __raw_readl(clk->enable_reg);

	/*
	 * The Key Matrix and ADC clocks are configured using the same
	 * System Controller register.  The clock used will be either
	 * 1/4 or 1/16 the external clock rate depending on the
	 * EP93XX_SYSCON_KEYTCHCLKDIV_KDIV/EP93XX_SYSCON_KEYTCHCLKDIV_ADIV
	 * bit being set or cleared.
	 */
	div_bit = clk->enable_mask >> 15;

	if (rate == EP93XX_KEYTCHCLK_DIV4)
		val |= div_bit;
	else if (rate == EP93XX_KEYTCHCLK_DIV16)
		val &= ~div_bit;
	else
		return -EINVAL;

	ep93xx_syscon_swlocked_write(val, clk->enable_reg);
	clk->rate = rate;
	return 0;
}

354 355
static int calc_clk_div(struct clk *clk, unsigned long rate,
			int *psel, int *esel, int *pdiv, int *div)
356
{
357 358
	struct clk *mclk;
	unsigned long max_rate, actual_rate, mclk_rate, rate_err = -1;
359 360 361
	int i, found = 0, __div = 0, __pdiv = 0;

	/* Don't exceed the maximum rate */
362
	max_rate = max3(clk_pll1.rate / 4, clk_pll2.rate / 4, clk_xtali.rate / 4);
363 364 365 366 367 368 369 370 371 372 373 374 375
	rate = min(rate, max_rate);

	/*
	 * Try the two pll's and the external clock
	 * Because the valid predividers are 2, 2.5 and 3, we multiply
	 * all the clocks by 2 to avoid floating point math.
	 *
	 * This is based on the algorithm in the ep93xx raster guide:
	 * http://be-a-maverick.com/en/pubs/appNote/AN269REV1.pdf
	 *
	 */
	for (i = 0; i < 3; i++) {
		if (i == 0)
376
			mclk = &clk_xtali;
377
		else if (i == 1)
378 379 380 381
			mclk = &clk_pll1;
		else
			mclk = &clk_pll2;
		mclk_rate = mclk->rate * 2;
382 383 384 385 386 387 388 389 390 391 392 393 394 395

		/* Try each predivider value */
		for (__pdiv = 4; __pdiv <= 6; __pdiv++) {
			__div = mclk_rate / (rate * __pdiv);
			if (__div < 2 || __div > 127)
				continue;

			actual_rate = mclk_rate / (__pdiv * __div);

			if (!found || abs(actual_rate - rate) < rate_err) {
				*pdiv = __pdiv - 3;
				*div = __div;
				*psel = (i == 2);
				*esel = (i != 0);
396 397
				clk->parent = mclk;
				clk->rate = actual_rate;
398 399 400 401 402 403 404
				rate_err = abs(actual_rate - rate);
				found = 1;
			}
		}
	}

	if (!found)
405
		return -EINVAL;
406

407
	return 0;
408 409 410 411
}

static int set_div_rate(struct clk *clk, unsigned long rate)
{
412
	int err, psel = 0, esel = 0, pdiv = 0, div = 0;
413 414
	u32 val;

415 416 417
	err = calc_clk_div(clk, rate, &psel, &esel, &pdiv, &div);
	if (err)
		return err;
418 419 420 421 422 423 424 425 426 427 428 429 430

	/* Clear the esel, psel, pdiv and div bits */
	val = __raw_readl(clk->enable_reg);
	val &= ~0x7fff;

	/* Set the new esel, psel, pdiv and div bits for the new clock rate */
	val |= (esel ? EP93XX_SYSCON_CLKDIV_ESEL : 0) |
		(psel ? EP93XX_SYSCON_CLKDIV_PSEL : 0) |
		(pdiv << EP93XX_SYSCON_CLKDIV_PDIV_SHIFT) | div;
	ep93xx_syscon_swlocked_write(val, clk->enable_reg);
	return 0;
}

R
Ryan Mallon 已提交
431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468
static int set_i2s_sclk_rate(struct clk *clk, unsigned long rate)
{
	unsigned val = __raw_readl(clk->enable_reg);

	if (rate == clk_i2s_mclk.rate / 2)
		ep93xx_syscon_swlocked_write(val & ~EP93XX_I2SCLKDIV_SDIV, 
					     clk->enable_reg);
	else if (rate == clk_i2s_mclk.rate / 4)
		ep93xx_syscon_swlocked_write(val | EP93XX_I2SCLKDIV_SDIV, 
					     clk->enable_reg);
	else
		return -EINVAL;

	clk_i2s_sclk.rate = rate;
	return 0;
}

static int set_i2s_lrclk_rate(struct clk *clk, unsigned long rate)
{
	unsigned val = __raw_readl(clk->enable_reg) & 
		~EP93XX_I2SCLKDIV_LRDIV_MASK;
	
	if (rate == clk_i2s_sclk.rate / 32)
		ep93xx_syscon_swlocked_write(val | EP93XX_I2SCLKDIV_LRDIV32,
					     clk->enable_reg);
	else if (rate == clk_i2s_sclk.rate / 64)
		ep93xx_syscon_swlocked_write(val | EP93XX_I2SCLKDIV_LRDIV64,
					     clk->enable_reg);
	else if (rate == clk_i2s_sclk.rate / 128)
		ep93xx_syscon_swlocked_write(val | EP93XX_I2SCLKDIV_LRDIV128,
					     clk->enable_reg);
	else
		return -EINVAL;

	clk_i2s_lrclk.rate = rate;
	return 0;
}

469 470 471 472 473 474 475 476 477
int clk_set_rate(struct clk *clk, unsigned long rate)
{
	if (clk->set_rate)
		return clk->set_rate(clk, rate);

	return -EINVAL;
}
EXPORT_SYMBOL(clk_set_rate);

478 479 480 481 482 483 484 485 486 487 488 489 490

static char fclk_divisors[] = { 1, 2, 4, 8, 16, 1, 1, 1 };
static char hclk_divisors[] = { 1, 2, 4, 5, 6, 8, 16, 32 };
static char pclk_divisors[] = { 1, 2, 4, 8 };

/*
 * PLL rate = 14.7456 MHz * (X1FBD + 1) * (X2FBD + 1) / (X2IPD + 1) / 2^PS
 */
static unsigned long calc_pll_rate(u32 config_word)
{
	unsigned long long rate;
	int i;

491
	rate = clk_xtali.rate;
492 493 494 495 496 497 498 499 500
	rate *= ((config_word >> 11) & 0x1f) + 1;		/* X1FBD */
	rate *= ((config_word >> 5) & 0x3f) + 1;		/* X2FBD */
	do_div(rate, (config_word & 0x1f) + 1);			/* X2IPD */
	for (i = 0; i < ((config_word >> 16) & 3); i++)		/* PS */
		rate >>= 1;

	return (unsigned long)rate;
}

501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516
static void __init ep93xx_dma_clock_init(void)
{
	clk_m2p0.rate = clk_h.rate;
	clk_m2p1.rate = clk_h.rate;
	clk_m2p2.rate = clk_h.rate;
	clk_m2p3.rate = clk_h.rate;
	clk_m2p4.rate = clk_h.rate;
	clk_m2p5.rate = clk_h.rate;
	clk_m2p6.rate = clk_h.rate;
	clk_m2p7.rate = clk_h.rate;
	clk_m2p8.rate = clk_h.rate;
	clk_m2p9.rate = clk_h.rate;
	clk_m2m0.rate = clk_h.rate;
	clk_m2m1.rate = clk_h.rate;
}

517
static int __init ep93xx_clock_init(void)
518 519 520
{
	u32 value;

521 522 523
	/* Determine the bootloader configured pll1 rate */
	value = __raw_readl(EP93XX_SYSCON_CLKSET1);
	if (!(value & EP93XX_SYSCON_CLKSET1_NBYP1))
524
		clk_pll1.rate = clk_xtali.rate;
525
	else
526
		clk_pll1.rate = calc_pll_rate(value);
527 528

	/* Initialize the pll1 derived clocks */
529 530 531
	clk_f.rate = clk_pll1.rate / fclk_divisors[(value >> 25) & 0x7];
	clk_h.rate = clk_pll1.rate / hclk_divisors[(value >> 20) & 0x7];
	clk_p.rate = clk_h.rate / pclk_divisors[(value >> 18) & 0x3];
532
	ep93xx_dma_clock_init();
533

534
	/* Determine the bootloader configured pll2 rate */
535
	value = __raw_readl(EP93XX_SYSCON_CLKSET2);
536
	if (!(value & EP93XX_SYSCON_CLKSET2_NBYP2))
537
		clk_pll2.rate = clk_xtali.rate;
538
	else if (value & EP93XX_SYSCON_CLKSET2_PLL2_EN)
539
		clk_pll2.rate = calc_pll_rate(value);
540
	else
541
		clk_pll2.rate = 0;
542 543

	/* Initialize the pll2 derived clocks */
544 545
	clk_usb_host.rate = clk_pll2.rate / (((value >> 28) & 0xf) + 1);

546 547 548 549 550 551 552 553
	/*
	 * EP93xx SSP clock rate was doubled in version E2. For more information
	 * see:
	 *     http://www.cirrus.com/en/pubs/appNote/AN273REV4.pdf
	 */
	if (ep93xx_chip_revision() < EP93XX_CHIP_REV_E2)
		clk_spi.rate /= 2;

554
	pr_info("PLL1 running at %ld MHz, PLL2 at %ld MHz\n",
555
		clk_pll1.rate / 1000000, clk_pll2.rate / 1000000);
556
	pr_info("FCLK %ld MHz, HCLK %ld MHz, PCLK %ld MHz\n",
557 558
		clk_f.rate / 1000000, clk_h.rate / 1000000,
		clk_p.rate / 1000000);
559

560
	clkdev_add_table(clocks, ARRAY_SIZE(clocks));
561
	return 0;
562
}
563
postcore_initcall(ep93xx_clock_init);