exynos5440.dtsi 4.2 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
/*
 * SAMSUNG EXYNOS5440 SoC device tree source
 *
 * Copyright (c) 2012 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

/include/ "skeleton.dtsi"

/ {
	compatible = "samsung,exynos5440";

	interrupt-parent = <&gic>;

19 20 21 22 23 24
	clock: clock-controller@0x160000 {
		compatible = "samsung,exynos5440-clock";
		reg = <0x160000 0x1000>;
		#clock-cells = <1>;
	};

25 26 27 28
	gic:interrupt-controller@2E0000 {
		compatible = "arm,cortex-a15-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
29 30 31 32 33
		reg =	<0x2E1000 0x1000>,
			<0x2E2000 0x1000>,
			<0x2E4000 0x2000>,
			<0x2E6000 0x2000>;
		interrupts = <1 9 0xf04>;
34 35 36
	};

	cpus {
37 38 39
		#address-cells = <1>;
		#size-cells = <0>;

40 41
		cpu@0 {
			compatible = "arm,cortex-a15";
42
			reg = <0>;
43 44 45
		};
		cpu@1 {
			compatible = "arm,cortex-a15";
46
			reg = <1>;
47 48 49
		};
		cpu@2 {
			compatible = "arm,cortex-a15";
50
			reg = <2>;
51 52 53
		};
		cpu@3 {
			compatible = "arm,cortex-a15";
54
			reg = <3>;
55 56 57
		};
	};

58 59 60 61 62 63 64 65
	arm-pmu {
		compatible = "arm,cortex-a15-pmu", "arm,cortex-a9-pmu";
		interrupts = <0 52 4>,
			     <0 53 4>,
			     <0 54 4>,
			     <0 55 4>;
	};

66 67 68 69 70 71 72 73 74 75
	timer {
		compatible = "arm,cortex-a15-timer",
			     "arm,armv7-timer";
		interrupts = <1 13 0xf08>,
			     <1 14 0xf08>,
			     <1 11 0xf08>,
			     <1 10 0xf08>;
		clock-frequency = <50000000>;
	};

76 77 78 79
	serial@B0000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0xB0000 0x1000>;
		interrupts = <0 2 0>;
80 81
		clocks = <&clock 21>, <&clock 21>;
		clock-names = "uart", "clk_uart_baud0";
82 83 84 85 86 87
	};

	serial@C0000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0xC0000 0x1000>;
		interrupts = <0 3 0>;
88 89
		clocks = <&clock 21>, <&clock 21>;
		clock-names = "uart", "clk_uart_baud0";
90 91 92 93 94 95 96 97 98 99
	};

	spi {
		compatible = "samsung,exynos4210-spi";
		reg = <0xD0000 0x1000>;
		interrupts = <0 4 0>;
		tx-dma-channel = <&pdma0 5>; /* preliminary */
		rx-dma-channel = <&pdma0 4>; /* preliminary */
		#address-cells = <1>;
		#size-cells = <0>;
100 101
		clocks = <&clock 21>, <&clock 16>;
		clock-names = "spi", "spi_busclk0";
102 103 104
	};

	pinctrl {
105
		compatible = "samsung,exynos5440-pinctrl";
106
		reg = <0xE0000 0x1000>;
107 108
		interrupts = <0 37 0>, <0 38 0>, <0 39 0>, <0 40 0>,
			     <0 41 0>, <0 42 0>, <0 43 0>, <0 44 0>;
109 110
		interrupt-controller;
		#interrupt-cells = <2>;
111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
		#gpio-cells = <2>;

		fan: fan {
			samsung,exynos5440-pin-function = <1>;
		};

		hdd_led0: hdd_led0 {
			samsung,exynos5440-pin-function = <2>;
		};

		hdd_led1: hdd_led1 {
			samsung,exynos5440-pin-function = <3>;
		};

		uart1: uart1 {
			samsung,exynos5440-pin-function = <4>;
		};
128 129 130
	};

	i2c@F0000 {
131
		compatible = "samsung,exynos5440-i2c";
132 133 134 135
		reg = <0xF0000 0x1000>;
		interrupts = <0 5 0>;
		#address-cells = <1>;
		#size-cells = <0>;
136 137
		clocks = <&clock 21>;
		clock-names = "i2c";
138 139 140
	};

	i2c@100000 {
141
		compatible = "samsung,exynos5440-i2c";
142 143 144 145
		reg = <0x100000 0x1000>;
		interrupts = <0 6 0>;
		#address-cells = <1>;
		#size-cells = <0>;
146 147
		clocks = <&clock 21>;
		clock-names = "i2c";
148 149 150 151 152 153
	};

	watchdog {
		compatible = "samsung,s3c2410-wdt";
		reg = <0x110000 0x1000>;
		interrupts = <0 1 0>;
154 155
		clocks = <&clock 21>;
		clock-names = "watchdog";
156 157
	};

158 159 160 161 162 163 164
	gmac: ethernet@00230000 {
		compatible = "snps,dwmac-3.70a";
		reg = <0x00230000 0x8000>;
		interrupt-parent = <&gic>;
		interrupts = <0 31 4>;
		interrupt-names = "macirq";
		phy-mode = "sgmii";
165
		clocks = <&clock 25>;
166 167 168
		clock-names = "stmmaceth";
	};

169 170 171 172 173 174 175 176 177 178 179
	amba {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "arm,amba-bus";
		interrupt-parent = <&gic>;
		ranges;

		pdma0: pdma@121A0000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x120000 0x1000>;
			interrupts = <0 34 0>;
180 181
			clocks = <&clock 21>;
			clock-names = "apb_pclk";
182 183 184
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
185 186 187 188 189 190
		};

		pdma1: pdma@121B0000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x121000 0x1000>;
			interrupts = <0 35 0>;
191 192
			clocks = <&clock 21>;
			clock-names = "apb_pclk";
193 194 195
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
196 197 198 199 200 201
		};
	};

	rtc {
		compatible = "samsung,s3c6410-rtc";
		reg = <0x130000 0x1000>;
202
		interrupts = <0 17 0>, <0 16 0>;
203 204
		clocks = <&clock 21>;
		clock-names = "rtc";
205 206
	};
};