dma-s3c2412.c 4.6 KB
Newer Older
1
/* linux/arch/arm/mach-s3c2412/dma.c
2
 *
3
 * Copyright (c) 2006 Simtec Electronics
4 5 6 7 8 9 10 11 12 13 14 15 16
 *	Ben Dooks <ben@simtec.co.uk>
 *
 * S3C2412 DMA selection
 *
 * http://armlinux.simtec.co.uk/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#include <linux/kernel.h>
#include <linux/init.h>
17
#include <linux/device.h>
18
#include <linux/serial_core.h>
19
#include <linux/io.h>
20

21
#include <mach/dma.h>
22

23
#include <plat/dma-s3c24xx.h>
24
#include <plat/cpu.h>
25

26
#include <plat/regs-serial.h>
27
#include <mach/regs-gpio.h>
28
#include <plat/regs-ac97.h>
29
#include <plat/regs-dma.h>
30 31 32
#include <mach/regs-mem.h>
#include <mach/regs-lcd.h>
#include <mach/regs-sdi.h>
B
Ben Dooks 已提交
33
#include <plat/regs-iis.h>
34
#include <plat/regs-spi.h>
35 36 37 38 39 40 41

#define MAP(x) { (x)| DMA_CH_VALID, (x)| DMA_CH_VALID, (x)| DMA_CH_VALID, (x)| DMA_CH_VALID }

static struct s3c24xx_dma_map __initdata s3c2412_dma_mappings[] = {
	[DMACH_XD0] = {
		.name		= "xdreq0",
		.channels	= MAP(S3C2412_DMAREQSEL_XDREQ0),
42
		.channels_rx	= MAP(S3C2412_DMAREQSEL_XDREQ0),
43 44 45 46
	},
	[DMACH_XD1] = {
		.name		= "xdreq1",
		.channels	= MAP(S3C2412_DMAREQSEL_XDREQ1),
47
		.channels_rx	= MAP(S3C2412_DMAREQSEL_XDREQ1),
48 49 50 51
	},
	[DMACH_SDI] = {
		.name		= "sdi",
		.channels	= MAP(S3C2412_DMAREQSEL_SDI),
52
		.channels_rx	= MAP(S3C2412_DMAREQSEL_SDI),
53 54 55 56
	},
	[DMACH_SPI0] = {
		.name		= "spi0",
		.channels	= MAP(S3C2412_DMAREQSEL_SPI0TX),
57
		.channels_rx	= MAP(S3C2412_DMAREQSEL_SPI0RX),
58 59 60 61
	},
	[DMACH_SPI1] = {
		.name		= "spi1",
		.channels	= MAP(S3C2412_DMAREQSEL_SPI1TX),
62
		.channels_rx	= MAP(S3C2412_DMAREQSEL_SPI1RX),
63 64 65 66
	},
	[DMACH_UART0] = {
		.name		= "uart0",
		.channels	= MAP(S3C2412_DMAREQSEL_UART0_0),
67
		.channels_rx	= MAP(S3C2412_DMAREQSEL_UART0_0),
68 69 70 71
	},
	[DMACH_UART1] = {
		.name		= "uart1",
		.channels	= MAP(S3C2412_DMAREQSEL_UART1_0),
72
		.channels_rx	= MAP(S3C2412_DMAREQSEL_UART1_0),
73 74 75 76
	},
      	[DMACH_UART2] = {
		.name		= "uart2",
		.channels	= MAP(S3C2412_DMAREQSEL_UART2_0),
77
		.channels_rx	= MAP(S3C2412_DMAREQSEL_UART2_0),
78 79 80 81
	},
	[DMACH_UART0_SRC2] = {
		.name		= "uart0",
		.channels	= MAP(S3C2412_DMAREQSEL_UART0_1),
82
		.channels_rx	= MAP(S3C2412_DMAREQSEL_UART0_1),
83 84 85 86
	},
	[DMACH_UART1_SRC2] = {
		.name		= "uart1",
		.channels	= MAP(S3C2412_DMAREQSEL_UART1_1),
87
		.channels_rx	= MAP(S3C2412_DMAREQSEL_UART1_1),
88 89 90 91
	},
      	[DMACH_UART2_SRC2] = {
		.name		= "uart2",
		.channels	= MAP(S3C2412_DMAREQSEL_UART2_1),
92
		.channels_rx	= MAP(S3C2412_DMAREQSEL_UART2_1),
93 94 95 96
	},
	[DMACH_TIMER] = {
		.name		= "timer",
		.channels	= MAP(S3C2412_DMAREQSEL_TIMER),
97
		.channels_rx	= MAP(S3C2412_DMAREQSEL_TIMER),
98 99 100 101
	},
	[DMACH_I2S_IN] = {
		.name		= "i2s-sdi",
		.channels	= MAP(S3C2412_DMAREQSEL_I2SRX),
102
		.channels_rx	= MAP(S3C2412_DMAREQSEL_I2SRX),
103 104 105 106
	},
	[DMACH_I2S_OUT] = {
		.name		= "i2s-sdo",
		.channels	= MAP(S3C2412_DMAREQSEL_I2STX),
107
		.channels_rx	= MAP(S3C2412_DMAREQSEL_I2STX),
108 109 110 111
	},
	[DMACH_USB_EP1] = {
		.name		= "usb-ep1",
		.channels	= MAP(S3C2412_DMAREQSEL_USBEP1),
112
		.channels_rx	= MAP(S3C2412_DMAREQSEL_USBEP1),
113 114 115 116
	},
	[DMACH_USB_EP2] = {
		.name		= "usb-ep2",
		.channels	= MAP(S3C2412_DMAREQSEL_USBEP2),
117
		.channels_rx	= MAP(S3C2412_DMAREQSEL_USBEP2),
118 119 120 121
	},
	[DMACH_USB_EP3] = {
		.name		= "usb-ep3",
		.channels	= MAP(S3C2412_DMAREQSEL_USBEP3),
122
		.channels_rx	= MAP(S3C2412_DMAREQSEL_USBEP3),
123 124 125 126
	},
	[DMACH_USB_EP4] = {
		.name		= "usb-ep4",
		.channels	= MAP(S3C2412_DMAREQSEL_USBEP4),
127
		.channels_rx	= MAP(S3C2412_DMAREQSEL_USBEP4),
128 129 130
	},
};

131 132
static void s3c2412_dma_direction(struct s3c2410_dma_chan *chan,
				  struct s3c24xx_dma_map *map,
133
				  enum dma_data_direction dir)
134 135 136
{
	unsigned long chsel;

137
	if (dir == DMA_FROM_DEVICE)
138 139 140 141 142 143 144 145 146 147
		chsel = map->channels_rx[0];
	else
		chsel = map->channels[0];

	chsel &= ~DMA_CH_VALID;
	chsel |= S3C2412_DMAREQSEL_HW;

	writel(chsel, chan->regs + S3C2412_DMA_DMAREQSEL);
}

148 149 150
static void s3c2412_dma_select(struct s3c2410_dma_chan *chan,
			       struct s3c24xx_dma_map *map)
{
151
	s3c2412_dma_direction(chan, map, chan->source);
152 153 154 155
}

static struct s3c24xx_dma_selection __initdata s3c2412_dma_sel = {
	.select		= s3c2412_dma_select,
156
	.direction	= s3c2412_dma_direction,
157 158 159 160 161
	.dcon_mask	= 0,
	.map		= s3c2412_dma_mappings,
	.map_size	= ARRAY_SIZE(s3c2412_dma_mappings),
};

162 163
static int __init s3c2412_dma_add(struct device *dev,
				  struct subsys_interface *sif)
164
{
165
	s3c2410_dma_init();
166 167 168
	return s3c24xx_dma_init_map(&s3c2412_dma_sel);
}

169 170 171 172
static struct subsys_interface s3c2412_dma_interface = {
	.name		= "s3c2412_dma",
	.subsys		= &s3c2412_subsys,
	.add_dev	= s3c2412_dma_add,
173 174 175 176
};

static int __init s3c2412_dma_init(void)
{
177
	return subsys_interface_register(&s3c2412_dma_interface);
178 179 180
}

arch_initcall(s3c2412_dma_init);