Kconfig 16.6 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
comment "Processor Type"

config CPU_32
	bool
	default y

# Select CPU types depending on the architecture selected.  This selects
# which CPUs we support in the kernel image, and the compiler instruction
# optimiser behaviour.

# ARM610
config CPU_ARM610
	bool "Support ARM610 processor"
	depends on ARCH_RPC
	select CPU_32v3
	select CPU_CACHE_V3
	select CPU_CACHE_VIVT
18
	select CPU_CP15_MMU
19 20
	select CPU_COPY_V3 if MMU
	select CPU_TLB_V3 if MMU
L
Linus Torvalds 已提交
21 22 23 24 25 26 27
	help
	  The ARM610 is the successor to the ARM3 processor
	  and was produced by VLSI Technology Inc.

	  Say Y if you want support for the ARM610 processor.
	  Otherwise, say N.

28 29 30
# ARM7TDMI
config CPU_ARM7TDMI
	bool "Support ARM7TDMI processor"
31
	depends on !MMU
32 33 34 35 36 37 38 39 40 41
	select CPU_32v4T
	select CPU_ABRT_LV4T
	select CPU_CACHE_V4
	help
	  A 32-bit RISC microprocessor based on the ARM7 processor core
	  which has no memory control unit and cache.

	  Say Y if you want support for the ARM7TDMI processor.
	  Otherwise, say N.

L
Linus Torvalds 已提交
42 43 44 45 46 47 48
# ARM710
config CPU_ARM710
	bool "Support ARM710 processor" if !ARCH_CLPS7500 && ARCH_RPC
	default y if ARCH_CLPS7500
	select CPU_32v3
	select CPU_CACHE_V3
	select CPU_CACHE_VIVT
49
	select CPU_CP15_MMU
50 51
	select CPU_COPY_V3 if MMU
	select CPU_TLB_V3 if MMU
L
Linus Torvalds 已提交
52 53 54 55 56 57 58 59 60 61 62 63 64
	help
	  A 32-bit RISC microprocessor based on the ARM7 processor core
	  designed by Advanced RISC Machines Ltd. The ARM710 is the
	  successor to the ARM610 processor. It was released in
	  July 1994 by VLSI Technology Inc.

	  Say Y if you want support for the ARM710 processor.
	  Otherwise, say N.

# ARM720T
config CPU_ARM720T
	bool "Support ARM720T processor" if !ARCH_CLPS711X && !ARCH_L7200 && !ARCH_CDB89712 && ARCH_INTEGRATOR
	default y if ARCH_CLPS711X || ARCH_L7200 || ARCH_CDB89712 || ARCH_H720X
65
	select CPU_32v4T
L
Linus Torvalds 已提交
66 67 68
	select CPU_ABRT_LV4T
	select CPU_CACHE_V4
	select CPU_CACHE_VIVT
69
	select CPU_CP15_MMU
70 71
	select CPU_COPY_V4WT if MMU
	select CPU_TLB_V4WT if MMU
L
Linus Torvalds 已提交
72 73 74 75 76 77 78
	help
	  A 32-bit RISC processor with 8kByte Cache, Write Buffer and
	  MMU built around an ARM7TDMI core.

	  Say Y if you want support for the ARM720T processor.
	  Otherwise, say N.

79 80 81
# ARM740T
config CPU_ARM740T
	bool "Support ARM740T processor" if ARCH_INTEGRATOR
82
	depends on !MMU
83 84 85 86 87 88 89 90 91 92 93 94
	select CPU_32v4T
	select CPU_ABRT_LV4T
	select CPU_CACHE_V3	# although the core is v4t
	select CPU_CP15_MPU
	help
	  A 32-bit RISC processor with 8KB cache or 4KB variants,
	  write buffer and MPU(Protection Unit) built around
	  an ARM7TDMI core.

	  Say Y if you want support for the ARM740T processor.
	  Otherwise, say N.

95 96 97
# ARM9TDMI
config CPU_ARM9TDMI
	bool "Support ARM9TDMI processor"
98
	depends on !MMU
99
	select CPU_32v4T
100
	select CPU_ABRT_NOMMU
101 102 103 104 105 106 107 108
	select CPU_CACHE_V4
	help
	  A 32-bit RISC microprocessor based on the ARM9 processor core
	  which has no memory control unit and cache.

	  Say Y if you want support for the ARM9TDMI processor.
	  Otherwise, say N.

L
Linus Torvalds 已提交
109 110
# ARM920T
config CPU_ARM920T
111 112 113
	bool "Support ARM920T processor"
	depends on ARCH_EP93XX || ARCH_INTEGRATOR || CPU_S3C2410 || CPU_S3C2440 || CPU_S3C2442 || ARCH_IMX || ARCH_AAEC2000 || ARCH_AT91RM9200
	default y if CPU_S3C2410 || CPU_S3C2440 || CPU_S3C2442 || ARCH_AT91RM9200
114
	select CPU_32v4T
L
Linus Torvalds 已提交
115 116 117
	select CPU_ABRT_EV4T
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
118
	select CPU_CP15_MMU
119 120
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
121 122 123 124 125 126 127 128 129 130 131 132 133
	help
	  The ARM920T is licensed to be produced by numerous vendors,
	  and is used in the Maverick EP9312 and the Samsung S3C2410.

	  More information on the Maverick EP9312 at
	  <http://linuxdevices.com/products/PD2382866068.html>.

	  Say Y if you want support for the ARM920T processor.
	  Otherwise, say N.

# ARM922T
config CPU_ARM922T
	bool "Support ARM922T processor" if ARCH_INTEGRATOR
134 135
	depends on ARCH_LH7A40X || ARCH_INTEGRATOR
	default y if ARCH_LH7A40X
136
	select CPU_32v4T
L
Linus Torvalds 已提交
137 138 139
	select CPU_ABRT_EV4T
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
140
	select CPU_CP15_MMU
141 142
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
143 144 145 146 147 148 149 150 151 152
	help
	  The ARM922T is a version of the ARM920T, but with smaller
	  instruction and data caches. It is used in Altera's
	  Excalibur XA device family.

	  Say Y if you want support for the ARM922T processor.
	  Otherwise, say N.

# ARM925T
config CPU_ARM925T
153
 	bool "Support ARM925T processor" if ARCH_OMAP1
154 155
 	depends on ARCH_OMAP15XX
 	default y if ARCH_OMAP15XX
156
	select CPU_32v4T
L
Linus Torvalds 已提交
157 158 159
	select CPU_ABRT_EV4T
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
160
	select CPU_CP15_MMU
161 162
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
163 164 165 166 167 168 169 170 171 172
 	help
 	  The ARM925T is a mix between the ARM920T and ARM926T, but with
	  different instruction and data caches. It is used in TI's OMAP
 	  device family.

 	  Say Y if you want support for the ARM925T processor.
 	  Otherwise, say N.

# ARM926T
config CPU_ARM926T
173
	bool "Support ARM926T processor"
174 175
	depends on ARCH_INTEGRATOR || ARCH_VERSATILE_PB || MACH_VERSATILE_AB || ARCH_OMAP730 || ARCH_OMAP16XX || MACH_REALVIEW_EB || ARCH_PNX4008 || ARCH_NETX || CPU_S3C2412 || ARCH_AT91SAM9260 || ARCH_AT91SAM9261 || ARCH_AT91SAM9263 || ARCH_AT91SAM9RL || ARCH_NS9XXX || ARCH_DAVINCI
	default y if ARCH_VERSATILE_PB || MACH_VERSATILE_AB || ARCH_OMAP730 || ARCH_OMAP16XX || ARCH_PNX4008 || ARCH_NETX || CPU_S3C2412 || ARCH_AT91SAM9260 || ARCH_AT91SAM9261 || ARCH_AT91SAM9263 || ARCH_AT91SAM9RL || ARCH_NS9XXX || ARCH_DAVINCI
L
Linus Torvalds 已提交
176 177 178
	select CPU_32v5
	select CPU_ABRT_EV5TJ
	select CPU_CACHE_VIVT
179
	select CPU_CP15_MMU
180 181
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
182 183 184 185 186 187 188 189
	help
	  This is a variant of the ARM920.  It has slightly different
	  instruction sequences for cache and TLB operations.  Curiously,
	  there is no documentation on it at the ARM corporate website.

	  Say Y if you want support for the ARM926T processor.
	  Otherwise, say N.

190 191 192
# ARM940T
config CPU_ARM940T
	bool "Support ARM940T processor" if ARCH_INTEGRATOR
193
	depends on !MMU
194
	select CPU_32v4T
195
	select CPU_ABRT_NOMMU
196 197 198 199
	select CPU_CACHE_VIVT
	select CPU_CP15_MPU
	help
	  ARM940T is a member of the ARM9TDMI family of general-
M
Matt LaPlante 已提交
200
	  purpose microprocessors with MPU and separate 4KB
201 202 203 204 205 206
	  instruction and 4KB data cases, each with a 4-word line
	  length.

	  Say Y if you want support for the ARM940T processor.
	  Otherwise, say N.

207 208 209
# ARM946E-S
config CPU_ARM946E
	bool "Support ARM946E-S processor" if ARCH_INTEGRATOR
210
	depends on !MMU
211
	select CPU_32v5
212
	select CPU_ABRT_NOMMU
213 214 215 216 217 218 219 220 221 222
	select CPU_CACHE_VIVT
	select CPU_CP15_MPU
	help
	  ARM946E-S is a member of the ARM9E-S family of high-
	  performance, 32-bit system-on-chip processor solutions.
	  The TCM and ARMv5TE 32-bit instruction set is supported.

	  Say Y if you want support for the ARM946E-S processor.
	  Otherwise, say N.

L
Linus Torvalds 已提交
223 224 225 226 227 228 229 230
# ARM1020 - needs validating
config CPU_ARM1020
	bool "Support ARM1020T (rev 0) processor"
	depends on ARCH_INTEGRATOR
	select CPU_32v5
	select CPU_ABRT_EV4T
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
231
	select CPU_CP15_MMU
232 233
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
234 235 236 237 238 239 240 241 242 243 244 245 246 247 248
	help
	  The ARM1020 is the 32K cached version of the ARM10 processor,
	  with an addition of a floating-point unit.

	  Say Y if you want support for the ARM1020 processor.
	  Otherwise, say N.

# ARM1020E - needs validating
config CPU_ARM1020E
	bool "Support ARM1020E processor"
	depends on ARCH_INTEGRATOR
	select CPU_32v5
	select CPU_ABRT_EV4T
	select CPU_CACHE_V4WT
	select CPU_CACHE_VIVT
249
	select CPU_CP15_MMU
250 251
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
252 253 254 255 256 257 258 259 260
	depends on n

# ARM1022E
config CPU_ARM1022
	bool "Support ARM1022E processor"
	depends on ARCH_INTEGRATOR
	select CPU_32v5
	select CPU_ABRT_EV4T
	select CPU_CACHE_VIVT
261
	select CPU_CP15_MMU
262 263
	select CPU_COPY_V4WB if MMU # can probably do better
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
264 265 266 267 268 269 270 271 272 273 274 275 276 277 278
	help
	  The ARM1022E is an implementation of the ARMv5TE architecture
	  based upon the ARM10 integer core with a 16KiB L1 Harvard cache,
	  embedded trace macrocell, and a floating-point unit.

	  Say Y if you want support for the ARM1022E processor.
	  Otherwise, say N.

# ARM1026EJ-S
config CPU_ARM1026
	bool "Support ARM1026EJ-S processor"
	depends on ARCH_INTEGRATOR
	select CPU_32v5
	select CPU_ABRT_EV5T # But need Jazelle, but EV5TJ ignores bit 10
	select CPU_CACHE_VIVT
279
	select CPU_CP15_MMU
280 281
	select CPU_COPY_V4WB if MMU # can probably do better
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297
	help
	  The ARM1026EJ-S is an implementation of the ARMv5TEJ architecture
	  based upon the ARM10 integer core.

	  Say Y if you want support for the ARM1026EJ-S processor.
	  Otherwise, say N.

# SA110
config CPU_SA110
	bool "Support StrongARM(R) SA-110 processor" if !ARCH_EBSA110 && !FOOTBRIDGE && !ARCH_TBOX && !ARCH_SHARK && !ARCH_NEXUSPCI && ARCH_RPC
	default y if ARCH_EBSA110 || FOOTBRIDGE || ARCH_TBOX || ARCH_SHARK || ARCH_NEXUSPCI
	select CPU_32v3 if ARCH_RPC
	select CPU_32v4 if !ARCH_RPC
	select CPU_ABRT_EV4
	select CPU_CACHE_V4WB
	select CPU_CACHE_VIVT
298
	select CPU_CP15_MMU
299 300
	select CPU_COPY_V4WB if MMU
	select CPU_TLB_V4WB if MMU
L
Linus Torvalds 已提交
301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318
	help
	  The Intel StrongARM(R) SA-110 is a 32-bit microprocessor and
	  is available at five speeds ranging from 100 MHz to 233 MHz.
	  More information is available at
	  <http://developer.intel.com/design/strong/sa110.htm>.

	  Say Y if you want support for the SA-110 processor.
	  Otherwise, say N.

# SA1100
config CPU_SA1100
	bool
	depends on ARCH_SA1100
	default y
	select CPU_32v4
	select CPU_ABRT_EV4
	select CPU_CACHE_V4WB
	select CPU_CACHE_VIVT
319
	select CPU_CP15_MMU
320
	select CPU_TLB_V4WB if MMU
L
Linus Torvalds 已提交
321 322 323 324

# XScale
config CPU_XSCALE
	bool
325
	depends on ARCH_IOP32X || ARCH_IOP33X || ARCH_PXA || ARCH_IXP4XX || ARCH_IXP2000
L
Linus Torvalds 已提交
326 327 328 329
	default y
	select CPU_32v5
	select CPU_ABRT_EV5T
	select CPU_CACHE_VIVT
330
	select CPU_CP15_MMU
331
	select CPU_TLB_V4WBI if MMU
L
Linus Torvalds 已提交
332

333 334 335
# XScale Core Version 3
config CPU_XSC3
	bool
336
	depends on ARCH_IXP23XX || ARCH_IOP13XX
337 338 339 340
	default y
	select CPU_32v5
	select CPU_ABRT_EV5T
	select CPU_CACHE_VIVT
341
	select CPU_CP15_MMU
342
	select CPU_TLB_V4WBI if MMU
343 344
	select IO_36

L
Linus Torvalds 已提交
345 346 347
# ARMv6
config CPU_V6
	bool "Support ARM V6 processor"
348
	depends on ARCH_INTEGRATOR || MACH_REALVIEW_EB || ARCH_OMAP2
L
Linus Torvalds 已提交
349 350 351 352
	select CPU_32v6
	select CPU_ABRT_EV6
	select CPU_CACHE_V6
	select CPU_CACHE_VIPT
353
	select CPU_CP15_MMU
354 355
	select CPU_COPY_V6 if MMU
	select CPU_TLB_V6 if MMU
L
Linus Torvalds 已提交
356

357 358 359 360 361 362 363 364 365 366 367 368
# ARMv6k
config CPU_32v6K
	bool "Support ARM V6K processor extensions" if !SMP
	depends on CPU_V6
	default y if SMP
	help
	  Say Y here if your ARMv6 processor supports the 'K' extension.
	  This enables the kernel to use some instructions not present
	  on previous processors, and as such a kernel build with this
	  enabled will not boot on processors with do not support these
	  instructions.

369 370 371 372 373 374 375 376 377 378 379 380 381
# ARMv7
config CPU_V7
	bool "Support ARM V7 processor"
	depends on ARCH_INTEGRATOR
	select CPU_32v6K
	select CPU_32v7
	select CPU_ABRT_EV7
	select CPU_CACHE_V7
	select CPU_CACHE_VIPT
	select CPU_CP15_MMU
	select CPU_COPY_V6 if MMU
	select CPU_TLB_V6 if MMU

L
Linus Torvalds 已提交
382 383 384 385
# Figure out what processor architecture version we should be using.
# This defines the compiler instruction set which depends on the machine type.
config CPU_32v3
	bool
386
	select TLS_REG_EMUL if SMP || !MMU
387
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
L
Linus Torvalds 已提交
388 389 390

config CPU_32v4
	bool
391
	select TLS_REG_EMUL if SMP || !MMU
392
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
L
Linus Torvalds 已提交
393

394 395 396 397 398
config CPU_32v4T
	bool
	select TLS_REG_EMUL if SMP || !MMU
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP

L
Linus Torvalds 已提交
399 400
config CPU_32v5
	bool
401
	select TLS_REG_EMUL if SMP || !MMU
402
	select NEEDS_SYSCALL_FOR_CMPXCHG if SMP
L
Linus Torvalds 已提交
403 404 405 406

config CPU_32v6
	bool

407 408 409
config CPU_32v7
	bool

L
Linus Torvalds 已提交
410
# The abort model
411 412 413
config CPU_ABRT_NOMMU
	bool

L
Linus Torvalds 已提交
414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431
config CPU_ABRT_EV4
	bool

config CPU_ABRT_EV4T
	bool

config CPU_ABRT_LV4T
	bool

config CPU_ABRT_EV5T
	bool

config CPU_ABRT_EV5TJ
	bool

config CPU_ABRT_EV6
	bool

432 433 434
config CPU_ABRT_EV7
	bool

L
Linus Torvalds 已提交
435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450
# The cache model
config CPU_CACHE_V3
	bool

config CPU_CACHE_V4
	bool

config CPU_CACHE_V4WT
	bool

config CPU_CACHE_V4WB
	bool

config CPU_CACHE_V6
	bool

451 452 453
config CPU_CACHE_V7
	bool

L
Linus Torvalds 已提交
454 455 456 457 458 459
config CPU_CACHE_VIVT
	bool

config CPU_CACHE_VIPT
	bool

460
if MMU
L
Linus Torvalds 已提交
461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498
# The copy-page model
config CPU_COPY_V3
	bool

config CPU_COPY_V4WT
	bool

config CPU_COPY_V4WB
	bool

config CPU_COPY_V6
	bool

# This selects the TLB model
config CPU_TLB_V3
	bool
	help
	  ARM Architecture Version 3 TLB.

config CPU_TLB_V4WT
	bool
	help
	  ARM Architecture Version 4 TLB with writethrough cache.

config CPU_TLB_V4WB
	bool
	help
	  ARM Architecture Version 4 TLB with writeback cache.

config CPU_TLB_V4WBI
	bool
	help
	  ARM Architecture Version 4 TLB with writeback cache and invalidate
	  instruction cache entry.

config CPU_TLB_V6
	bool

499 500
endif

501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517
config CPU_CP15
	bool
	help
	  Processor has the CP15 register.

config CPU_CP15_MMU
	bool
	select CPU_CP15
	help
	  Processor has the CP15 register, which has MMU related registers.

config CPU_CP15_MPU
	bool
	select CPU_CP15
	help
	  Processor has the CP15 register, which has MPU related registers.

518 519 520 521 522 523
#
# CPU supports 36-bit I/O
#
config IO_36
	bool

L
Linus Torvalds 已提交
524 525 526 527
comment "Processor Features"

config ARM_THUMB
	bool "Support Thumb user binaries"
528
	depends on CPU_ARM720T || CPU_ARM740T || CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM940T || CPU_ARM946E || CPU_ARM1020 || CPU_ARM1020E || CPU_ARM1022 || CPU_ARM1026 || CPU_XSCALE || CPU_XSC3 || CPU_V6 || CPU_V7
L
Linus Torvalds 已提交
529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548
	default y
	help
	  Say Y if you want to include kernel support for running user space
	  Thumb binaries.

	  The Thumb instruction set is a compressed form of the standard ARM
	  instruction set resulting in smaller binaries at the expense of
	  slightly less efficient code.

	  If you don't know what this all is, saying Y is a safe choice.

config CPU_BIG_ENDIAN
	bool "Build big-endian kernel"
	depends on ARCH_SUPPORTS_BIG_ENDIAN
	help
	  Say Y if you plan on running a kernel in big-endian mode.
	  Note that your board must be properly built and your board
	  port must properly enable any big-endian related features
	  of your chipset/board/processor.

549
config CPU_HIGH_VECTOR
550
	depends on !MMU && CPU_CP15 && !CPU_ARM740T
551 552 553 554 555 556 557 558 559 560
	bool "Select the High exception vector"
	default n
	help
	  Say Y here to select high exception vector(0xFFFF0000~).
	  The exception vector can be vary depending on the platform
	  design in nommu mode. If your platform needs to select
	  high exception vector, say Y.
	  Otherwise or if you are unsure, say N, and the low exception
	  vector (0x00000000~) will be used.

L
Linus Torvalds 已提交
561
config CPU_ICACHE_DISABLE
562 563
	bool "Disable I-Cache (I-bit)"
	depends on CPU_CP15 && !(CPU_ARM610 || CPU_ARM710 || CPU_ARM720T || CPU_ARM740T || CPU_XSCALE || CPU_XSC3)
L
Linus Torvalds 已提交
564 565 566 567 568
	help
	  Say Y here to disable the processor instruction cache. Unless
	  you have a reason not to or are unsure, say N.

config CPU_DCACHE_DISABLE
569 570
	bool "Disable D-Cache (C-bit)"
	depends on CPU_CP15
L
Linus Torvalds 已提交
571 572 573 574
	help
	  Say Y here to disable the processor data cache. Unless
	  you have a reason not to or are unsure, say N.

575 576 577 578 579 580 581 582 583 584 585 586 587
config CPU_DCACHE_SIZE
	hex
	depends on CPU_ARM740T || CPU_ARM946E
	default 0x00001000 if CPU_ARM740T
	default 0x00002000 # default size for ARM946E-S
	help
	  Some cores are synthesizable to have various sized cache. For
	  ARM946E-S case, it can vary from 0KB to 1MB.
	  To support such cache operations, it is efficient to know the size
	  before compile time.
	  If your SoC is configured to have a different size, define the value
	  here with proper conditions.

L
Linus Torvalds 已提交
588 589
config CPU_DCACHE_WRITETHROUGH
	bool "Force write through D-cache"
590
	depends on (CPU_ARM740T || CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM940T || CPU_ARM946E || CPU_ARM1020 || CPU_V6) && !CPU_DCACHE_DISABLE
L
Linus Torvalds 已提交
591 592 593 594 595 596 597
	default y if CPU_ARM925T
	help
	  Say Y here to use the data cache in writethrough mode. Unless you
	  specifically require this or are unsure, say N.

config CPU_CACHE_ROUND_ROBIN
	bool "Round robin I and D cache replacement algorithm"
598
	depends on (CPU_ARM926T || CPU_ARM946E || CPU_ARM1020) && (!CPU_ICACHE_DISABLE || !CPU_DCACHE_DISABLE)
L
Linus Torvalds 已提交
599 600 601 602
	help
	  Say Y here to use the predictable round-robin cache replacement
	  policy.  Unless you specifically require this or are unsure, say N.

603 604 605 606 607 608
config CPU_L2CACHE_DISABLE
	bool "Disable level 2 cache"
	depends on CPU_V7
	help
	  Say Y here to disable the level 2 cache.  If unsure, say N.

L
Linus Torvalds 已提交
609 610
config CPU_BPREDICT_DISABLE
	bool "Disable branch prediction"
611
	depends on CPU_ARM1020 || CPU_V6 || CPU_XSC3 || CPU_V7
L
Linus Torvalds 已提交
612 613
	help
	  Say Y here to disable branch prediction.  If unsure, say N.
614

615 616 617
config TLS_REG_EMUL
	bool
	help
618 619 620
	  An SMP system using a pre-ARMv6 processor (there are apparently
	  a few prototypes like that in existence) and therefore access to
	  that required register must be emulated.
621

622 623
config HAS_TLS_REG
	bool
624 625
	depends on !TLS_REG_EMUL
	default y if SMP || CPU_32v7
626 627
	help
	  This selects support for the CP15 thread register.
628 629 630 631
	  It is defined to be available on some ARMv6 processors (including
	  all SMP capable ARMv6's) or later processors.  User space may
	  assume directly accessing that register and always obtain the
	  expected value only on ARMv7 and above.
632

633 634 635 636 637 638 639
config NEEDS_SYSCALL_FOR_CMPXCHG
	bool
	help
	  SMP on a pre-ARMv6 processor?  Well OK then.
	  Forget about fast user space cmpxchg support.
	  It is just not possible.

640 641 642
config OUTER_CACHE
	bool
	default n
643 644 645 646

config CACHE_L2X0
	bool
	select OUTER_CACHE