s5m8767.c 20.7 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
/*
 * s5m8767.c
 *
 * Copyright (c) 2011 Samsung Electronics Co., Ltd
 *              http://www.samsung.com
 *
 *  This program is free software; you can redistribute  it and/or modify it
 *  under  the terms of  the GNU General  Public License as published by the
 *  Free Software Foundation;  either version 2 of the  License, or (at your
 *  option) any later version.
 *
 */

#include <linux/bug.h>
#include <linux/err.h>
#include <linux/gpio.h>
#include <linux/slab.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/regulator/driver.h>
#include <linux/regulator/machine.h>
22 23
#include <linux/mfd/samsung/core.h>
#include <linux/mfd/samsung/s5m8767.h>
24 25 26

struct s5m8767_info {
	struct device *dev;
27
	struct sec_pmic_dev *iodev;
28 29
	int num_regulators;
	struct regulator_dev **rdev;
30
	struct sec_opmode_data *opmode;
31 32 33 34 35 36 37 38 39 40 41 42 43

	int ramp_delay;
	bool buck2_ramp;
	bool buck3_ramp;
	bool buck4_ramp;

	bool buck2_gpiodvs;
	bool buck3_gpiodvs;
	bool buck4_gpiodvs;
	u8 buck2_vol[8];
	u8 buck3_vol[8];
	u8 buck4_vol[8];
	int buck_gpios[3];
44
	int buck_ds[3];
45 46 47
	int buck_gpioindex;
};

48
struct sec_voltage_desc {
49 50 51 52 53
	int max;
	int min;
	int step;
};

54
static const struct sec_voltage_desc buck_voltage_val1 = {
55 56 57 58 59
	.max = 2225000,
	.min =  650000,
	.step =   6250,
};

60
static const struct sec_voltage_desc buck_voltage_val2 = {
61 62 63 64 65
	.max = 1600000,
	.min =  600000,
	.step =   6250,
};

66
static const struct sec_voltage_desc buck_voltage_val3 = {
67 68 69 70 71
	.max = 3000000,
	.min =  750000,
	.step =  12500,
};

72
static const struct sec_voltage_desc ldo_voltage_val1 = {
73 74 75 76 77
	.max = 3950000,
	.min =  800000,
	.step =  50000,
};

78
static const struct sec_voltage_desc ldo_voltage_val2 = {
79 80 81 82 83
	.max = 2375000,
	.min =  800000,
	.step =  25000,
};

84
static const struct sec_voltage_desc *reg_voltage_map[] = {
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123
	[S5M8767_LDO1] = &ldo_voltage_val2,
	[S5M8767_LDO2] = &ldo_voltage_val2,
	[S5M8767_LDO3] = &ldo_voltage_val1,
	[S5M8767_LDO4] = &ldo_voltage_val1,
	[S5M8767_LDO5] = &ldo_voltage_val1,
	[S5M8767_LDO6] = &ldo_voltage_val2,
	[S5M8767_LDO7] = &ldo_voltage_val2,
	[S5M8767_LDO8] = &ldo_voltage_val2,
	[S5M8767_LDO9] = &ldo_voltage_val1,
	[S5M8767_LDO10] = &ldo_voltage_val1,
	[S5M8767_LDO11] = &ldo_voltage_val1,
	[S5M8767_LDO12] = &ldo_voltage_val1,
	[S5M8767_LDO13] = &ldo_voltage_val1,
	[S5M8767_LDO14] = &ldo_voltage_val1,
	[S5M8767_LDO15] = &ldo_voltage_val2,
	[S5M8767_LDO16] = &ldo_voltage_val1,
	[S5M8767_LDO17] = &ldo_voltage_val1,
	[S5M8767_LDO18] = &ldo_voltage_val1,
	[S5M8767_LDO19] = &ldo_voltage_val1,
	[S5M8767_LDO20] = &ldo_voltage_val1,
	[S5M8767_LDO21] = &ldo_voltage_val1,
	[S5M8767_LDO22] = &ldo_voltage_val1,
	[S5M8767_LDO23] = &ldo_voltage_val1,
	[S5M8767_LDO24] = &ldo_voltage_val1,
	[S5M8767_LDO25] = &ldo_voltage_val1,
	[S5M8767_LDO26] = &ldo_voltage_val1,
	[S5M8767_LDO27] = &ldo_voltage_val1,
	[S5M8767_LDO28] = &ldo_voltage_val1,
	[S5M8767_BUCK1] = &buck_voltage_val1,
	[S5M8767_BUCK2] = &buck_voltage_val2,
	[S5M8767_BUCK3] = &buck_voltage_val2,
	[S5M8767_BUCK4] = &buck_voltage_val2,
	[S5M8767_BUCK5] = &buck_voltage_val1,
	[S5M8767_BUCK6] = &buck_voltage_val1,
	[S5M8767_BUCK7] = NULL,
	[S5M8767_BUCK8] = NULL,
	[S5M8767_BUCK9] = &buck_voltage_val3,
};

124
static unsigned int s5m8767_opmode_reg[][4] = {
125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169
	/* {OFF, ON, LOWPOWER, SUSPEND} */
	/* LDO1 ... LDO28 */
	{0x0, 0x3, 0x2, 0x1}, /* LDO1 */
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x0, 0x0, 0x0},
	{0x0, 0x3, 0x2, 0x1}, /* LDO5 */
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1}, /* LDO10 */
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1}, /* LDO15 */
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x0, 0x0, 0x0},
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1}, /* LDO20 */
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x0, 0x0, 0x0},
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1}, /* LDO25 */
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1},
	{0x0, 0x3, 0x2, 0x1}, /* LDO28 */

	/* BUCK1 ... BUCK9 */
	{0x0, 0x3, 0x1, 0x1}, /* BUCK1 */
	{0x0, 0x3, 0x1, 0x1},
	{0x0, 0x3, 0x1, 0x1},
	{0x0, 0x3, 0x1, 0x1},
	{0x0, 0x3, 0x2, 0x1}, /* BUCK5 */
	{0x0, 0x3, 0x1, 0x1},
	{0x0, 0x3, 0x1, 0x1},
	{0x0, 0x3, 0x1, 0x1},
	{0x0, 0x3, 0x1, 0x1}, /* BUCK9 */
};

static int s5m8767_get_register(struct regulator_dev *rdev, int *reg,
				int *enable_ctrl)
170
{
171
	int reg_id = rdev_get_id(rdev);
172 173
	unsigned int mode;
	struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197

	switch (reg_id) {
	case S5M8767_LDO1 ... S5M8767_LDO2:
		*reg = S5M8767_REG_LDO1CTRL + (reg_id - S5M8767_LDO1);
		break;
	case S5M8767_LDO3 ... S5M8767_LDO28:
		*reg = S5M8767_REG_LDO3CTRL + (reg_id - S5M8767_LDO3);
		break;
	case S5M8767_BUCK1:
		*reg = S5M8767_REG_BUCK1CTRL1;
		break;
	case S5M8767_BUCK2 ... S5M8767_BUCK4:
		*reg = S5M8767_REG_BUCK2CTRL + (reg_id - S5M8767_BUCK2) * 9;
		break;
	case S5M8767_BUCK5:
		*reg = S5M8767_REG_BUCK5CTRL1;
		break;
	case S5M8767_BUCK6 ... S5M8767_BUCK9:
		*reg = S5M8767_REG_BUCK6CTRL1 + (reg_id - S5M8767_BUCK6) * 2;
		break;
	default:
		return -EINVAL;
	}

198 199
	mode = s5m8767->opmode[reg_id].mode;
	*enable_ctrl = s5m8767_opmode_reg[reg_id][mode] << S5M8767_ENCTRL_SHIFT;
200 201 202 203 204 205 206
	return 0;
}

static int s5m8767_reg_is_enabled(struct regulator_dev *rdev)
{
	struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
	int ret, reg;
207
	int mask = 0xc0, enable_ctrl;
208 209
	u8 val;

210
	ret = s5m8767_get_register(rdev, &reg, &enable_ctrl);
211 212 213 214 215
	if (ret == -EINVAL)
		return 1;
	else if (ret)
		return ret;

216
	ret = sec_reg_read(s5m8767->iodev, reg, &val);
217 218 219
	if (ret)
		return ret;

220
	return (val & mask) == enable_ctrl;
221 222 223 224 225 226
}

static int s5m8767_reg_enable(struct regulator_dev *rdev)
{
	struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
	int ret, reg;
227
	int mask = 0xc0, enable_ctrl;
228

229
	ret = s5m8767_get_register(rdev, &reg, &enable_ctrl);
230 231 232
	if (ret)
		return ret;

233
	return sec_reg_update(s5m8767->iodev, reg, enable_ctrl, mask);
234 235 236 237 238 239
}

static int s5m8767_reg_disable(struct regulator_dev *rdev)
{
	struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
	int ret, reg;
240
	int  mask = 0xc0, enable_ctrl;
241

242
	ret = s5m8767_get_register(rdev, &reg, &enable_ctrl);
243 244 245
	if (ret)
		return ret;

246
	return sec_reg_update(s5m8767->iodev, reg, ~mask, mask);
247 248 249 250
}

static int s5m8767_get_voltage_register(struct regulator_dev *rdev, int *_reg)
{
251
	struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
252
	int reg_id = rdev_get_id(rdev);
253 254 255 256 257 258 259 260 261 262 263 264 265
	int reg;

	switch (reg_id) {
	case S5M8767_LDO1 ... S5M8767_LDO2:
		reg = S5M8767_REG_LDO1CTRL + (reg_id - S5M8767_LDO1);
		break;
	case S5M8767_LDO3 ... S5M8767_LDO28:
		reg = S5M8767_REG_LDO3CTRL + (reg_id - S5M8767_LDO3);
		break;
	case S5M8767_BUCK1:
		reg = S5M8767_REG_BUCK1CTRL2;
		break;
	case S5M8767_BUCK2:
266
		reg = S5M8767_REG_BUCK2DVS2;
267 268
		if (s5m8767->buck2_gpiodvs)
			reg += s5m8767->buck_gpioindex;
269 270
		break;
	case S5M8767_BUCK3:
271
		reg = S5M8767_REG_BUCK3DVS2;
272 273
		if (s5m8767->buck3_gpiodvs)
			reg += s5m8767->buck_gpioindex;
274 275
		break;
	case S5M8767_BUCK4:
276
		reg = S5M8767_REG_BUCK4DVS2;
277 278
		if (s5m8767->buck4_gpiodvs)
			reg += s5m8767->buck_gpioindex;
279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297
		break;
	case S5M8767_BUCK5:
		reg = S5M8767_REG_BUCK5CTRL2;
		break;
	case S5M8767_BUCK6 ... S5M8767_BUCK9:
		reg = S5M8767_REG_BUCK6CTRL2 + (reg_id - S5M8767_BUCK6) * 2;
		break;
	default:
		return -EINVAL;
	}

	*_reg = reg;

	return 0;
}

static int s5m8767_get_voltage_sel(struct regulator_dev *rdev)
{
	struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
298
	int reg, mask, ret;
299
	int reg_id = rdev_get_id(rdev);
300 301 302 303 304 305
	u8 val;

	ret = s5m8767_get_voltage_register(rdev, &reg);
	if (ret)
		return ret;

306
	mask = (reg_id < S5M8767_BUCK1) ? 0x3f : 0xff;
307

308
	ret = sec_reg_read(s5m8767->iodev, reg, &val);
309 310 311 312 313 314 315 316
	if (ret)
		return ret;

	val &= mask;

	return val;
}

317
static int s5m8767_convert_voltage_to_sel(
318
		const struct sec_voltage_desc *desc,
319 320
		int min_vol, int max_vol)
{
321
	int selector = 0;
322 323 324 325 326 327 328

	if (desc == NULL)
		return -EINVAL;

	if (max_vol < desc->min || min_vol > desc->max)
		return -EINVAL;

329 330 331 332
	if (min_vol < desc->min)
		min_vol = desc->min;

	selector = DIV_ROUND_UP(min_vol - desc->min, desc->step);
333

334
	if (desc->min + desc->step * selector > max_vol)
335 336
		return -EINVAL;

337
	return selector;
338 339
}

340
static inline int s5m8767_set_high(struct s5m8767_info *s5m8767)
341 342 343 344 345 346
{
	int temp_index = s5m8767->buck_gpioindex;

	gpio_set_value(s5m8767->buck_gpios[0], (temp_index >> 2) & 0x1);
	gpio_set_value(s5m8767->buck_gpios[1], (temp_index >> 1) & 0x1);
	gpio_set_value(s5m8767->buck_gpios[2], temp_index & 0x1);
347 348

	return 0;
349 350
}

351
static inline int s5m8767_set_low(struct s5m8767_info *s5m8767)
352 353 354 355 356 357
{
	int temp_index = s5m8767->buck_gpioindex;

	gpio_set_value(s5m8767->buck_gpios[2], temp_index & 0x1);
	gpio_set_value(s5m8767->buck_gpios[1], (temp_index >> 1) & 0x1);
	gpio_set_value(s5m8767->buck_gpios[0], (temp_index >> 2) & 0x1);
358 359

	return 0;
360 361
}

362 363
static int s5m8767_set_voltage_sel(struct regulator_dev *rdev,
				   unsigned selector)
364 365
{
	struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
366
	int reg_id = rdev_get_id(rdev);
367
	int reg, mask, ret = 0, old_index, index = 0;
368
	u8 *buck234_vol = NULL;
369 370 371 372 373 374 375

	switch (reg_id) {
	case S5M8767_LDO1 ... S5M8767_LDO28:
		mask = 0x3f;
		break;
	case S5M8767_BUCK1 ... S5M8767_BUCK6:
		mask = 0xff;
376 377 378 379 380 381
		if (reg_id == S5M8767_BUCK2 && s5m8767->buck2_gpiodvs)
			buck234_vol = &s5m8767->buck2_vol[0];
		else if (reg_id == S5M8767_BUCK3 && s5m8767->buck3_gpiodvs)
			buck234_vol = &s5m8767->buck3_vol[0];
		else if (reg_id == S5M8767_BUCK4 && s5m8767->buck4_gpiodvs)
			buck234_vol = &s5m8767->buck4_vol[0];
382 383 384 385 386 387 388 389 390 391
		break;
	case S5M8767_BUCK7 ... S5M8767_BUCK8:
		return -EINVAL;
	case S5M8767_BUCK9:
		mask = 0xff;
		break;
	default:
		return -EINVAL;
	}

392 393
	/* buck234_vol != NULL means to control buck234 voltage via DVS GPIO */
	if (buck234_vol) {
394
		while (*buck234_vol != selector) {
395 396 397 398 399 400 401
			buck234_vol++;
			index++;
		}
		old_index = s5m8767->buck_gpioindex;
		s5m8767->buck_gpioindex = index;

		if (index > old_index)
402
			return s5m8767_set_high(s5m8767);
403
		else
404
			return s5m8767_set_low(s5m8767);
405 406 407 408 409
	} else {
		ret = s5m8767_get_voltage_register(rdev, &reg);
		if (ret)
			return ret;

410
		return sec_reg_update(s5m8767->iodev, reg, selector, mask);
411
	}
412 413 414 415 416 417 418
}

static int s5m8767_set_voltage_time_sel(struct regulator_dev *rdev,
					     unsigned int old_sel,
					     unsigned int new_sel)
{
	struct s5m8767_info *s5m8767 = rdev_get_drvdata(rdev);
419
	const struct sec_voltage_desc *desc;
420
	int reg_id = rdev_get_id(rdev);
421 422 423

	desc = reg_voltage_map[reg_id];

424
	if ((old_sel < new_sel) && s5m8767->ramp_delay)
425
		return DIV_ROUND_UP(desc->step * (new_sel - old_sel),
426
					s5m8767->ramp_delay * 1000);
427
	return 0;
428 429
}

430
static struct regulator_ops s5m8767_ops = {
431
	.list_voltage		= regulator_list_voltage_linear,
432 433 434 435
	.is_enabled		= s5m8767_reg_is_enabled,
	.enable			= s5m8767_reg_enable,
	.disable		= s5m8767_reg_disable,
	.get_voltage_sel	= s5m8767_get_voltage_sel,
436
	.set_voltage_sel	= s5m8767_set_voltage_sel,
437 438 439
	.set_voltage_time_sel	= s5m8767_set_voltage_time_sel,
};

440 441 442 443 444 445
static struct regulator_ops s5m8767_buck78_ops = {
	.is_enabled		= s5m8767_reg_is_enabled,
	.enable			= s5m8767_reg_enable,
	.disable		= s5m8767_reg_disable,
};

446 447 448 449
#define s5m8767_regulator_desc(_name) {		\
	.name		= #_name,		\
	.id		= S5M8767_##_name,	\
	.ops		= &s5m8767_ops,		\
450 451 452 453
	.type		= REGULATOR_VOLTAGE,	\
	.owner		= THIS_MODULE,		\
}

454 455 456 457 458 459 460 461
#define s5m8767_regulator_buck78_desc(_name) {	\
	.name		= #_name,		\
	.id		= S5M8767_##_name,	\
	.ops		= &s5m8767_buck78_ops,	\
	.type		= REGULATOR_VOLTAGE,	\
	.owner		= THIS_MODULE,		\
}

462
static struct regulator_desc regulators[] = {
463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496
	s5m8767_regulator_desc(LDO1),
	s5m8767_regulator_desc(LDO2),
	s5m8767_regulator_desc(LDO3),
	s5m8767_regulator_desc(LDO4),
	s5m8767_regulator_desc(LDO5),
	s5m8767_regulator_desc(LDO6),
	s5m8767_regulator_desc(LDO7),
	s5m8767_regulator_desc(LDO8),
	s5m8767_regulator_desc(LDO9),
	s5m8767_regulator_desc(LDO10),
	s5m8767_regulator_desc(LDO11),
	s5m8767_regulator_desc(LDO12),
	s5m8767_regulator_desc(LDO13),
	s5m8767_regulator_desc(LDO14),
	s5m8767_regulator_desc(LDO15),
	s5m8767_regulator_desc(LDO16),
	s5m8767_regulator_desc(LDO17),
	s5m8767_regulator_desc(LDO18),
	s5m8767_regulator_desc(LDO19),
	s5m8767_regulator_desc(LDO20),
	s5m8767_regulator_desc(LDO21),
	s5m8767_regulator_desc(LDO22),
	s5m8767_regulator_desc(LDO23),
	s5m8767_regulator_desc(LDO24),
	s5m8767_regulator_desc(LDO25),
	s5m8767_regulator_desc(LDO26),
	s5m8767_regulator_desc(LDO27),
	s5m8767_regulator_desc(LDO28),
	s5m8767_regulator_desc(BUCK1),
	s5m8767_regulator_desc(BUCK2),
	s5m8767_regulator_desc(BUCK3),
	s5m8767_regulator_desc(BUCK4),
	s5m8767_regulator_desc(BUCK5),
	s5m8767_regulator_desc(BUCK6),
497 498
	s5m8767_regulator_buck78_desc(BUCK7),
	s5m8767_regulator_buck78_desc(BUCK8),
499
	s5m8767_regulator_desc(BUCK9),
500 501
};

502
static int s5m8767_pmic_probe(struct platform_device *pdev)
503
{
504 505
	struct sec_pmic_dev *iodev = dev_get_drvdata(pdev->dev.parent);
	struct sec_platform_data *pdata = dev_get_platdata(iodev->dev);
506
	struct regulator_config config = { };
507 508
	struct regulator_dev **rdev;
	struct s5m8767_info *s5m8767;
509
	int i, ret, size, buck_init;
510 511 512 513 514 515

	if (!pdata) {
		dev_err(pdev->dev.parent, "Platform data not supplied\n");
		return -ENODEV;
	}

516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536
	if (pdata->buck2_gpiodvs) {
		if (pdata->buck3_gpiodvs || pdata->buck4_gpiodvs) {
			dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n");
			return -EINVAL;
		}
	}

	if (pdata->buck3_gpiodvs) {
		if (pdata->buck2_gpiodvs || pdata->buck4_gpiodvs) {
			dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n");
			return -EINVAL;
		}
	}

	if (pdata->buck4_gpiodvs) {
		if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs) {
			dev_err(&pdev->dev, "S5M8767 GPIO DVS NOT VALID\n");
			return -EINVAL;
		}
	}

537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559
	s5m8767 = devm_kzalloc(&pdev->dev, sizeof(struct s5m8767_info),
				GFP_KERNEL);
	if (!s5m8767)
		return -ENOMEM;

	size = sizeof(struct regulator_dev *) * (S5M8767_REG_MAX - 2);
	s5m8767->rdev = devm_kzalloc(&pdev->dev, size, GFP_KERNEL);
	if (!s5m8767->rdev)
		return -ENOMEM;

	rdev = s5m8767->rdev;
	s5m8767->dev = &pdev->dev;
	s5m8767->iodev = iodev;
	s5m8767->num_regulators = S5M8767_REG_MAX - 2;
	platform_set_drvdata(pdev, s5m8767);

	s5m8767->buck_gpioindex = pdata->buck_default_idx;
	s5m8767->buck2_gpiodvs = pdata->buck2_gpiodvs;
	s5m8767->buck3_gpiodvs = pdata->buck3_gpiodvs;
	s5m8767->buck4_gpiodvs = pdata->buck4_gpiodvs;
	s5m8767->buck_gpios[0] = pdata->buck_gpios[0];
	s5m8767->buck_gpios[1] = pdata->buck_gpios[1];
	s5m8767->buck_gpios[2] = pdata->buck_gpios[2];
560 561 562 563
	s5m8767->buck_ds[0] = pdata->buck_ds[0];
	s5m8767->buck_ds[1] = pdata->buck_ds[1];
	s5m8767->buck_ds[2] = pdata->buck_ds[2];

564 565 566 567
	s5m8767->ramp_delay = pdata->buck_ramp_delay;
	s5m8767->buck2_ramp = pdata->buck2_ramp_enable;
	s5m8767->buck3_ramp = pdata->buck3_ramp_enable;
	s5m8767->buck4_ramp = pdata->buck4_ramp_enable;
568
	s5m8767->opmode = pdata->opmode;
569

570 571 572 573 574
	buck_init = s5m8767_convert_voltage_to_sel(&buck_voltage_val2,
						pdata->buck2_init,
						pdata->buck2_init +
						buck_voltage_val2.step);

575
	sec_reg_write(s5m8767->iodev, S5M8767_REG_BUCK2DVS2, buck_init);
576 577 578 579 580 581

	buck_init = s5m8767_convert_voltage_to_sel(&buck_voltage_val2,
						pdata->buck3_init,
						pdata->buck3_init +
						buck_voltage_val2.step);

582
	sec_reg_write(s5m8767->iodev, S5M8767_REG_BUCK3DVS2, buck_init);
583 584 585 586 587 588

	buck_init = s5m8767_convert_voltage_to_sel(&buck_voltage_val2,
						pdata->buck4_init,
						pdata->buck4_init +
						buck_voltage_val2.step);

589
	sec_reg_write(s5m8767->iodev, S5M8767_REG_BUCK4DVS2, buck_init);
590

591 592 593
	for (i = 0; i < 8; i++) {
		if (s5m8767->buck2_gpiodvs) {
			s5m8767->buck2_vol[i] =
594
				s5m8767_convert_voltage_to_sel(
595 596 597 598 599 600 601 602
						&buck_voltage_val2,
						pdata->buck2_voltage[i],
						pdata->buck2_voltage[i] +
						buck_voltage_val2.step);
		}

		if (s5m8767->buck3_gpiodvs) {
			s5m8767->buck3_vol[i] =
603
				s5m8767_convert_voltage_to_sel(
604 605 606 607 608 609 610 611
						&buck_voltage_val2,
						pdata->buck3_voltage[i],
						pdata->buck3_voltage[i] +
						buck_voltage_val2.step);
		}

		if (s5m8767->buck4_gpiodvs) {
			s5m8767->buck4_vol[i] =
612
				s5m8767_convert_voltage_to_sel(
613 614 615 616 617 618 619
						&buck_voltage_val2,
						pdata->buck4_voltage[i],
						pdata->buck4_voltage[i] +
						buck_voltage_val2.step);
		}
	}

620 621 622
	if (gpio_is_valid(pdata->buck_gpios[0]) &&
		gpio_is_valid(pdata->buck_gpios[1]) &&
		gpio_is_valid(pdata->buck_gpios[2])) {
623 624 625 626 627 628 629 630 631 632 633 634 635 636 637
		ret = devm_gpio_request(&pdev->dev, pdata->buck_gpios[0],
					"S5M8767 SET1");
		if (ret)
			return ret;

		ret = devm_gpio_request(&pdev->dev, pdata->buck_gpios[1],
					"S5M8767 SET2");
		if (ret)
			return ret;

		ret = devm_gpio_request(&pdev->dev, pdata->buck_gpios[2],
					"S5M8767 SET3");
		if (ret)
			return ret;

638 639 640 641 642 643 644 645 646 647 648 649 650
		/* SET1 GPIO */
		gpio_direction_output(pdata->buck_gpios[0],
				(s5m8767->buck_gpioindex >> 2) & 0x1);
		/* SET2 GPIO */
		gpio_direction_output(pdata->buck_gpios[1],
				(s5m8767->buck_gpioindex >> 1) & 0x1);
		/* SET3 GPIO */
		gpio_direction_output(pdata->buck_gpios[2],
				(s5m8767->buck_gpioindex >> 0) & 0x1);
	} else {
		dev_err(&pdev->dev, "GPIO NOT VALID\n");
		ret = -EINVAL;
		return ret;
651 652
	}

653 654 655
	ret = devm_gpio_request(&pdev->dev, pdata->buck_ds[0], "S5M8767 DS2");
	if (ret)
		return ret;
656

657 658 659
	ret = devm_gpio_request(&pdev->dev, pdata->buck_ds[1], "S5M8767 DS3");
	if (ret)
		return ret;
660

661 662 663
	ret = devm_gpio_request(&pdev->dev, pdata->buck_ds[2], "S5M8767 DS4");
	if (ret)
		return ret;
664 665 666 667 668 669 670 671 672 673

	/* DS2 GPIO */
	gpio_direction_output(pdata->buck_ds[0], 0x0);
	/* DS3 GPIO */
	gpio_direction_output(pdata->buck_ds[1], 0x0);
	/* DS4 GPIO */
	gpio_direction_output(pdata->buck_ds[2], 0x0);

	if (pdata->buck2_gpiodvs || pdata->buck3_gpiodvs ||
	   pdata->buck4_gpiodvs) {
674
		sec_reg_update(s5m8767->iodev, S5M8767_REG_BUCK2CTRL,
675 676
				(pdata->buck2_gpiodvs) ? (1 << 1) : (0 << 1),
				1 << 1);
677
		sec_reg_update(s5m8767->iodev, S5M8767_REG_BUCK3CTRL,
678 679
				(pdata->buck3_gpiodvs) ? (1 << 1) : (0 << 1),
				1 << 1);
680
		sec_reg_update(s5m8767->iodev, S5M8767_REG_BUCK4CTRL,
681 682 683
				(pdata->buck4_gpiodvs) ? (1 << 1) : (0 << 1),
				1 << 1);
	}
684 685 686 687

	/* Initialize GPIO DVS registers */
	for (i = 0; i < 8; i++) {
		if (s5m8767->buck2_gpiodvs) {
688
			sec_reg_write(s5m8767->iodev, S5M8767_REG_BUCK2DVS1 + i,
689 690 691 692
					   s5m8767->buck2_vol[i]);
		}

		if (s5m8767->buck3_gpiodvs) {
693
			sec_reg_write(s5m8767->iodev, S5M8767_REG_BUCK3DVS1 + i,
694 695 696 697
					   s5m8767->buck3_vol[i]);
		}

		if (s5m8767->buck4_gpiodvs) {
698
			sec_reg_write(s5m8767->iodev, S5M8767_REG_BUCK4DVS1 + i,
699 700 701 702 703
					   s5m8767->buck4_vol[i]);
		}
	}

	if (s5m8767->buck2_ramp)
704
		sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP, 0x08, 0x08);
705 706

	if (s5m8767->buck3_ramp)
707
		sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP, 0x04, 0x04);
708 709

	if (s5m8767->buck4_ramp)
710
		sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP, 0x02, 0x02);
711 712 713 714

	if (s5m8767->buck2_ramp || s5m8767->buck3_ramp
		|| s5m8767->buck4_ramp) {
		switch (s5m8767->ramp_delay) {
715
		case 5:
716
			sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
717 718 719
					0x40, 0xf0);
			break;
		case 10:
720
			sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
721
					0x90, 0xf0);
722
			break;
723
		case 25:
724
			sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
725
					0xd0, 0xf0);
726
			break;
727
		case 50:
728
			sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
729
					0xe0, 0xf0);
730
			break;
731
		case 100:
732
			sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
733
					0xf0, 0xf0);
734
			break;
735
		default:
736
			sec_reg_update(s5m8767->iodev, S5M8767_REG_DVSRAMP,
737 738 739 740 741
					0x90, 0xf0);
		}
	}

	for (i = 0; i < pdata->num_regulators; i++) {
742
		const struct sec_voltage_desc *desc;
743 744 745
		int id = pdata->regulators[i].id;

		desc = reg_voltage_map[id];
746
		if (desc) {
747 748
			regulators[id].n_voltages =
				(desc->max - desc->min) / desc->step + 1;
749 750 751
			regulators[id].min_uV = desc->min;
			regulators[id].uV_step = desc->step;
		}
752

753 754 755 756 757
		config.dev = s5m8767->dev;
		config.init_data = pdata->regulators[i].initdata;
		config.driver_data = s5m8767;

		rdev[i] = regulator_register(&regulators[id], &config);
758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800
		if (IS_ERR(rdev[i])) {
			ret = PTR_ERR(rdev[i]);
			dev_err(s5m8767->dev, "regulator init failed for %d\n",
					id);
			rdev[i] = NULL;
			goto err;
		}
	}

	return 0;
err:
	for (i = 0; i < s5m8767->num_regulators; i++)
		if (rdev[i])
			regulator_unregister(rdev[i]);

	return ret;
}

static int __devexit s5m8767_pmic_remove(struct platform_device *pdev)
{
	struct s5m8767_info *s5m8767 = platform_get_drvdata(pdev);
	struct regulator_dev **rdev = s5m8767->rdev;
	int i;

	for (i = 0; i < s5m8767->num_regulators; i++)
		if (rdev[i])
			regulator_unregister(rdev[i]);

	return 0;
}

static const struct platform_device_id s5m8767_pmic_id[] = {
	{ "s5m8767-pmic", 0},
	{ },
};
MODULE_DEVICE_TABLE(platform, s5m8767_pmic_id);

static struct platform_driver s5m8767_pmic_driver = {
	.driver = {
		.name = "s5m8767-pmic",
		.owner = THIS_MODULE,
	},
	.probe = s5m8767_pmic_probe,
801
	.remove = s5m8767_pmic_remove,
802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820
	.id_table = s5m8767_pmic_id,
};

static int __init s5m8767_pmic_init(void)
{
	return platform_driver_register(&s5m8767_pmic_driver);
}
subsys_initcall(s5m8767_pmic_init);

static void __exit s5m8767_pmic_exit(void)
{
	platform_driver_unregister(&s5m8767_pmic_driver);
}
module_exit(s5m8767_pmic_exit);

/* Module information */
MODULE_AUTHOR("Sangbeom Kim <sbkim73@samsung.com>");
MODULE_DESCRIPTION("SAMSUNG S5M8767 Regulator Driver");
MODULE_LICENSE("GPL");
新手
引导
客服 返回
顶部