mach-smdk4x12.c 8.6 KB
Newer Older
1
/*
2
 * linux/arch/arm/mach-exynos4/mach-smdk4x12.c
3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
 *
 * Copyright (c) 2011 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#include <linux/gpio.h>
#include <linux/i2c.h>
#include <linux/input.h>
#include <linux/io.h>
#include <linux/mfd/max8997.h>
#include <linux/mmc/host.h>
#include <linux/platform_device.h>
#include <linux/pwm_backlight.h>
#include <linux/regulator/machine.h>
#include <linux/serial_core.h>
22
#include <linux/platform_data/s3c-hsotg.h>
23 24

#include <asm/mach/arch.h>
25
#include <asm/hardware/gic.h>
26 27 28 29 30 31 32 33 34
#include <asm/mach-types.h>

#include <plat/backlight.h>
#include <plat/clock.h>
#include <plat/cpu.h>
#include <plat/devs.h>
#include <plat/gpio-cfg.h>
#include <plat/iic.h>
#include <plat/keypad.h>
35
#include <plat/mfc.h>
36 37 38 39 40
#include <plat/regs-serial.h>
#include <plat/sdhci.h>

#include <mach/map.h>

41 42
#include "common.h"

43
/* Following are default values for UCON, ULCON and UFCON UART registers */
44
#define SMDK4X12_UCON_DEFAULT	(S3C2410_UCON_TXILEVEL |	\
45 46 47 48 49 50
				 S3C2410_UCON_RXILEVEL |	\
				 S3C2410_UCON_TXIRQMODE |	\
				 S3C2410_UCON_RXIRQMODE |	\
				 S3C2410_UCON_RXFIFO_TOI |	\
				 S3C2443_UCON_RXERR_IRQEN)

51
#define SMDK4X12_ULCON_DEFAULT	S3C2410_LCON_CS8
52

53
#define SMDK4X12_UFCON_DEFAULT	(S3C2410_UFCON_FIFOMODE |	\
54 55 56
				 S5PV210_UFCON_TXTRIG4 |	\
				 S5PV210_UFCON_RXTRIG4)

57
static struct s3c2410_uartcfg smdk4x12_uartcfgs[] __initdata = {
58 59 60
	[0] = {
		.hwport		= 0,
		.flags		= 0,
61 62 63
		.ucon		= SMDK4X12_UCON_DEFAULT,
		.ulcon		= SMDK4X12_ULCON_DEFAULT,
		.ufcon		= SMDK4X12_UFCON_DEFAULT,
64 65 66 67
	},
	[1] = {
		.hwport		= 1,
		.flags		= 0,
68 69 70
		.ucon		= SMDK4X12_UCON_DEFAULT,
		.ulcon		= SMDK4X12_ULCON_DEFAULT,
		.ufcon		= SMDK4X12_UFCON_DEFAULT,
71 72 73 74
	},
	[2] = {
		.hwport		= 2,
		.flags		= 0,
75 76 77
		.ucon		= SMDK4X12_UCON_DEFAULT,
		.ulcon		= SMDK4X12_ULCON_DEFAULT,
		.ufcon		= SMDK4X12_UFCON_DEFAULT,
78 79 80 81
	},
	[3] = {
		.hwport		= 3,
		.flags		= 0,
82 83 84
		.ucon		= SMDK4X12_UCON_DEFAULT,
		.ulcon		= SMDK4X12_ULCON_DEFAULT,
		.ufcon		= SMDK4X12_UFCON_DEFAULT,
85 86 87
	},
};

88
static struct s3c_sdhci_platdata smdk4x12_hsmmc2_pdata __initdata = {
89 90 91 92 93 94 95
	.cd_type		= S3C_SDHCI_CD_INTERNAL,
#ifdef CONFIG_EXYNOS4_SDHCI_CH2_8BIT
	.max_width		= 8,
	.host_caps		= MMC_CAP_8_BIT_DATA,
#endif
};

96
static struct s3c_sdhci_platdata smdk4x12_hsmmc3_pdata __initdata = {
97 98 99 100 101 102 103 104 105 106 107 108 109 110
	.cd_type		= S3C_SDHCI_CD_INTERNAL,
};

static struct regulator_consumer_supply max8997_buck1 =
	REGULATOR_SUPPLY("vdd_arm", NULL);

static struct regulator_consumer_supply max8997_buck2 =
	REGULATOR_SUPPLY("vdd_int", NULL);

static struct regulator_consumer_supply max8997_buck3 =
	REGULATOR_SUPPLY("vdd_g3d", NULL);

static struct regulator_init_data max8997_buck1_data = {
	.constraints	= {
111
		.name		= "VDD_ARM_SMDK4X12",
112 113 114 115 116 117 118 119 120 121 122 123 124 125
		.min_uV		= 925000,
		.max_uV		= 1350000,
		.always_on	= 1,
		.valid_ops_mask	= REGULATOR_CHANGE_VOLTAGE,
		.state_mem	= {
			.disabled	= 1,
		},
	},
	.num_consumer_supplies	= 1,
	.consumer_supplies	= &max8997_buck1,
};

static struct regulator_init_data max8997_buck2_data = {
	.constraints	= {
126
		.name		= "VDD_INT_SMDK4X12",
127 128 129 130 131 132 133 134 135 136 137 138 139 140
		.min_uV		= 950000,
		.max_uV		= 1150000,
		.always_on	= 1,
		.valid_ops_mask	= REGULATOR_CHANGE_VOLTAGE,
		.state_mem	= {
			.disabled	= 1,
		},
	},
	.num_consumer_supplies	= 1,
	.consumer_supplies	= &max8997_buck2,
};

static struct regulator_init_data max8997_buck3_data = {
	.constraints	= {
141
		.name		= "VDD_G3D_SMDK4X12",
142 143 144 145 146 147 148 149 150 151 152 153
		.min_uV		= 950000,
		.max_uV		= 1150000,
		.valid_ops_mask	= REGULATOR_CHANGE_VOLTAGE |
				  REGULATOR_CHANGE_STATUS,
		.state_mem	= {
			.disabled	= 1,
		},
	},
	.num_consumer_supplies	= 1,
	.consumer_supplies	= &max8997_buck3,
};

154
static struct max8997_regulator_data smdk4x12_max8997_regulators[] = {
155 156 157 158 159
	{ MAX8997_BUCK1, &max8997_buck1_data },
	{ MAX8997_BUCK2, &max8997_buck2_data },
	{ MAX8997_BUCK3, &max8997_buck3_data },
};

160 161 162
static struct max8997_platform_data smdk4x12_max8997_pdata = {
	.num_regulators	= ARRAY_SIZE(smdk4x12_max8997_regulators),
	.regulators	= smdk4x12_max8997_regulators,
163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191

	.buck1_voltage[0] = 1100000,	/* 1.1V */
	.buck1_voltage[1] = 1100000,	/* 1.1V */
	.buck1_voltage[2] = 1100000,	/* 1.1V */
	.buck1_voltage[3] = 1100000,	/* 1.1V */
	.buck1_voltage[4] = 1100000,	/* 1.1V */
	.buck1_voltage[5] = 1100000,	/* 1.1V */
	.buck1_voltage[6] = 1000000,	/* 1.0V */
	.buck1_voltage[7] = 950000,	/* 0.95V */

	.buck2_voltage[0] = 1100000,	/* 1.1V */
	.buck2_voltage[1] = 1000000,	/* 1.0V */
	.buck2_voltage[2] = 950000,	/* 0.95V */
	.buck2_voltage[3] = 900000,	/* 0.9V */
	.buck2_voltage[4] = 1100000,	/* 1.1V */
	.buck2_voltage[5] = 1000000,	/* 1.0V */
	.buck2_voltage[6] = 950000,	/* 0.95V */
	.buck2_voltage[7] = 900000,	/* 0.9V */

	.buck5_voltage[0] = 1100000,	/* 1.1V */
	.buck5_voltage[1] = 1100000,	/* 1.1V */
	.buck5_voltage[2] = 1100000,	/* 1.1V */
	.buck5_voltage[3] = 1100000,	/* 1.1V */
	.buck5_voltage[4] = 1100000,	/* 1.1V */
	.buck5_voltage[5] = 1100000,	/* 1.1V */
	.buck5_voltage[6] = 1100000,	/* 1.1V */
	.buck5_voltage[7] = 1100000,	/* 1.1V */
};

192
static struct i2c_board_info smdk4x12_i2c_devs0[] __initdata = {
193 194
	{
		I2C_BOARD_INFO("max8997", 0x66),
195
		.platform_data	= &smdk4x12_max8997_pdata,
196 197 198
	}
};

199
static struct i2c_board_info smdk4x12_i2c_devs1[] __initdata = {
200 201 202
	{ I2C_BOARD_INFO("wm8994", 0x1a), }
};

203
static struct i2c_board_info smdk4x12_i2c_devs3[] __initdata = {
204 205 206
	/* nothing here yet */
};

207
static struct i2c_board_info smdk4x12_i2c_devs7[] __initdata = {
208 209 210
	/* nothing here yet */
};

211
static struct samsung_bl_gpio_info smdk4x12_bl_gpio_info = {
212 213 214 215
	.no = EXYNOS4_GPD0(1),
	.func = S3C_GPIO_SFN(2),
};

216
static struct platform_pwm_backlight_data smdk4x12_bl_data = {
217 218 219 220
	.pwm_id = 1,
	.pwm_period_ns  = 1000,
};

221
static uint32_t smdk4x12_keymap[] __initdata = {
222
	/* KEY(row, col, keycode) */
223 224 225 226
	KEY(1, 3, KEY_1), KEY(1, 4, KEY_2), KEY(1, 5, KEY_3),
	KEY(1, 6, KEY_4), KEY(1, 7, KEY_5),
	KEY(2, 5, KEY_D), KEY(2, 6, KEY_A), KEY(2, 7, KEY_B),
	KEY(0, 7, KEY_E), KEY(0, 5, KEY_C)
227 228
};

229 230 231
static struct matrix_keymap_data smdk4x12_keymap_data __initdata = {
	.keymap		= smdk4x12_keymap,
	.keymap_size	= ARRAY_SIZE(smdk4x12_keymap),
232 233
};

234 235
static struct samsung_keypad_platdata smdk4x12_keypad_data __initdata = {
	.keymap_data	= &smdk4x12_keymap_data,
236 237
	.rows		= 3,
	.cols		= 8,
238 239
};

240 241 242
/* USB OTG */
static struct s3c_hsotg_plat smdk4x12_hsotg_pdata;

243
static struct platform_device *smdk4x12_devices[] __initdata = {
244 245 246 247 248 249 250
	&s3c_device_hsmmc2,
	&s3c_device_hsmmc3,
	&s3c_device_i2c0,
	&s3c_device_i2c1,
	&s3c_device_i2c3,
	&s3c_device_i2c7,
	&s3c_device_rtc,
251
	&s3c_device_usb_hsotg,
252
	&s3c_device_wdt,
253 254 255 256 257
	&s5p_device_fimc0,
	&s5p_device_fimc1,
	&s5p_device_fimc2,
	&s5p_device_fimc3,
	&s5p_device_fimc_md,
258 259 260
	&s5p_device_mfc,
	&s5p_device_mfc_l,
	&s5p_device_mfc_r,
261 262 263
	&samsung_device_keypad,
};

264
static void __init smdk4x12_map_io(void)
265 266 267
{
	clk_xusbxti.rate = 24000000;

268
	exynos_init_io(NULL, 0);
269
	s3c24xx_init_clocks(clk_xusbxti.rate);
270
	s3c24xx_init_uarts(smdk4x12_uartcfgs, ARRAY_SIZE(smdk4x12_uartcfgs));
271 272
}

273 274 275 276 277
static void __init smdk4x12_reserve(void)
{
	s5p_mfc_reserve_mem(0x43000000, 8 << 20, 0x51000000, 8 << 20);
}

278
static void __init smdk4x12_machine_init(void)
279 280
{
	s3c_i2c0_set_platdata(NULL);
281 282
	i2c_register_board_info(0, smdk4x12_i2c_devs0,
				ARRAY_SIZE(smdk4x12_i2c_devs0));
283 284

	s3c_i2c1_set_platdata(NULL);
285 286
	i2c_register_board_info(1, smdk4x12_i2c_devs1,
				ARRAY_SIZE(smdk4x12_i2c_devs1));
287 288

	s3c_i2c3_set_platdata(NULL);
289 290
	i2c_register_board_info(3, smdk4x12_i2c_devs3,
				ARRAY_SIZE(smdk4x12_i2c_devs3));
291 292

	s3c_i2c7_set_platdata(NULL);
293 294
	i2c_register_board_info(7, smdk4x12_i2c_devs7,
				ARRAY_SIZE(smdk4x12_i2c_devs7));
295

296
	samsung_bl_set(&smdk4x12_bl_gpio_info, &smdk4x12_bl_data);
297

298
	samsung_keypad_set_platdata(&smdk4x12_keypad_data);
299

300 301
	s3c_sdhci2_set_platdata(&smdk4x12_hsmmc2_pdata);
	s3c_sdhci3_set_platdata(&smdk4x12_hsmmc3_pdata);
302

303 304
	s3c_hsotg_set_platdata(&smdk4x12_hsotg_pdata);

305
	platform_add_devices(smdk4x12_devices, ARRAY_SIZE(smdk4x12_devices));
306 307 308 309
}

MACHINE_START(SMDK4212, "SMDK4212")
	/* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
310
	.atag_offset	= 0x100,
311
	.init_irq	= exynos4_init_irq,
312
	.map_io		= smdk4x12_map_io,
313
	.handle_irq	= gic_handle_irq,
314 315
	.init_machine	= smdk4x12_machine_init,
	.timer		= &exynos4_timer,
316
	.restart	= exynos4_restart,
317
	.reserve	= &smdk4x12_reserve,
318 319 320 321 322 323 324 325
MACHINE_END

MACHINE_START(SMDK4412, "SMDK4412")
	/* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
	/* Maintainer: Changhwan Youn <chaos.youn@samsung.com> */
	.atag_offset	= 0x100,
	.init_irq	= exynos4_init_irq,
	.map_io		= smdk4x12_map_io,
326
	.handle_irq	= gic_handle_irq,
327
	.init_machine	= smdk4x12_machine_init,
328
	.init_late	= exynos_init_late,
329
	.timer		= &exynos4_timer,
330
	.restart	= exynos4_restart,
331
	.reserve	= &smdk4x12_reserve,
332
MACHINE_END