radeon_fb.c 10.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
/*
 * Copyright © 2007 David Airlie
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * Authors:
 *     David Airlie
 */
#include <linux/module.h>
27
#include <linux/slab.h>
28 29
#include <linux/fb.h>

30 31 32 33
#include <drm/drmP.h>
#include <drm/drm_crtc.h>
#include <drm/drm_crtc_helper.h>
#include <drm/radeon_drm.h>
34 35
#include "radeon.h"

36
#include <drm/drm_fb_helper.h>
37

38 39
#include <linux/vga_switcheroo.h>

40 41 42 43
/* object hierarchy -
   this contains a helper + a radeon fb
   the helper contains a pointer to radeon framebuffer baseclass.
*/
44
struct radeon_fbdev {
45
	struct drm_fb_helper helper;
46 47 48
	struct radeon_framebuffer rfb;
	struct list_head fbdev_list;
	struct radeon_device *rdev;
49 50 51 52
};

static struct fb_ops radeonfb_ops = {
	.owner = THIS_MODULE,
53
	.fb_check_var = drm_fb_helper_check_var,
54
	.fb_set_par = drm_fb_helper_set_par,
55 56 57
	.fb_fillrect = cfb_fillrect,
	.fb_copyarea = cfb_copyarea,
	.fb_imageblit = cfb_imageblit,
58 59
	.fb_pan_display = drm_fb_helper_pan_display,
	.fb_blank = drm_fb_helper_blank,
60
	.fb_setcmap = drm_fb_helper_setcmap,
61 62
	.fb_debug_enter = drm_fb_helper_debug_enter,
	.fb_debug_leave = drm_fb_helper_debug_leave,
63 64 65
};


66
int radeon_align_pitch(struct radeon_device *rdev, int width, int bpp, bool tiled)
67 68
{
	int aligned = width;
69
	int align_large = (ASIC_IS_AVIVO(rdev)) || tiled;
70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89
	int pitch_mask = 0;

	switch (bpp / 8) {
	case 1:
		pitch_mask = align_large ? 255 : 127;
		break;
	case 2:
		pitch_mask = align_large ? 127 : 31;
		break;
	case 3:
	case 4:
		pitch_mask = align_large ? 63 : 15;
		break;
	}

	aligned += pitch_mask;
	aligned &= ~pitch_mask;
	return aligned;
}

90
static void radeonfb_destroy_pinned_object(struct drm_gem_object *gobj)
91
{
92
	struct radeon_bo *rbo = gem_to_radeon_bo(gobj);
93 94 95 96 97
	int ret;

	ret = radeon_bo_reserve(rbo, false);
	if (likely(ret == 0)) {
		radeon_bo_kunmap(rbo);
98
		radeon_bo_unpin(rbo);
99 100 101 102
		radeon_bo_unreserve(rbo);
	}
	drm_gem_object_unreference_unlocked(gobj);
}
103

104
static int radeonfb_create_pinned_object(struct radeon_fbdev *rfbdev,
105
					 struct drm_mode_fb_cmd2 *mode_cmd,
106
					 struct drm_gem_object **gobj_p)
107
{
108
	struct radeon_device *rdev = rfbdev->rdev;
109
	struct drm_gem_object *gobj = NULL;
110
	struct radeon_bo *rbo = NULL;
111
	bool fb_tiled = false; /* useful for testing */
112
	u32 tiling_flags = 0;
113 114
	int ret;
	int aligned_size, size;
115
	int height = mode_cmd->height;
116 117
	u32 bpp, depth;

118
	drm_fb_get_bpp_depth(mode_cmd->pixel_format, &depth, &bpp);
119 120

	/* need to align pitch with crtc limits */
121 122
	mode_cmd->pitches[0] = radeon_align_pitch(rdev, mode_cmd->width, bpp,
						  fb_tiled) * ((bpp + 1) / 8);
123

124 125
	if (rdev->family >= CHIP_R600)
		height = ALIGN(mode_cmd->height, 8);
126
	size = mode_cmd->pitches[0] * height;
127 128
	aligned_size = ALIGN(size, PAGE_SIZE);
	ret = radeon_gem_object_create(rdev, aligned_size, 0,
129
				       RADEON_GEM_DOMAIN_VRAM,
130
				       0, true, &gobj);
131
	if (ret) {
132 133 134
		printk(KERN_ERR "failed to allocate framebuffer (%d)\n",
		       aligned_size);
		return -ENOMEM;
135
	}
136
	rbo = gem_to_radeon_bo(gobj);
137

138
	if (fb_tiled)
139 140 141
		tiling_flags = RADEON_TILING_MACRO;

#ifdef __BIG_ENDIAN
142
	switch (bpp) {
143 144 145 146 147 148 149 150 151 152
	case 32:
		tiling_flags |= RADEON_TILING_SWAP_32BIT;
		break;
	case 16:
		tiling_flags |= RADEON_TILING_SWAP_16BIT;
	default:
		break;
	}
#endif

153 154
	if (tiling_flags) {
		ret = radeon_bo_set_tiling_flags(rbo,
155
						 tiling_flags | RADEON_TILING_SURFACE,
156
						 mode_cmd->pitches[0]);
157 158 159
		if (ret)
			dev_err(rdev->dev, "FB failed to set tiling flags\n");
	}
160

161

162 163 164
	ret = radeon_bo_reserve(rbo, false);
	if (unlikely(ret != 0))
		goto out_unref;
165 166 167 168
	/* Only 27 bit offset for legacy CRTC */
	ret = radeon_bo_pin_restricted(rbo, RADEON_GEM_DOMAIN_VRAM,
				       ASIC_IS_AVIVO(rdev) ? 0 : 1 << 27,
				       NULL);
169 170 171 172 173 174
	if (ret) {
		radeon_bo_unreserve(rbo);
		goto out_unref;
	}
	if (fb_tiled)
		radeon_bo_check_tiling(rbo, 0, 0);
175
	ret = radeon_bo_kmap(rbo, NULL);
176
	radeon_bo_unreserve(rbo);
177 178 179
	if (ret) {
		goto out_unref;
	}
180

181 182 183 184 185 186 187 188
	*gobj_p = gobj;
	return 0;
out_unref:
	radeonfb_destroy_pinned_object(gobj);
	*gobj_p = NULL;
	return ret;
}

189
static int radeonfb_create(struct drm_fb_helper *helper,
190 191
			   struct drm_fb_helper_surface_size *sizes)
{
192
	struct radeon_fbdev *rfbdev = (struct radeon_fbdev *)helper;
193 194 195
	struct radeon_device *rdev = rfbdev->rdev;
	struct fb_info *info;
	struct drm_framebuffer *fb = NULL;
196
	struct drm_mode_fb_cmd2 mode_cmd;
197 198 199 200 201 202 203 204 205 206 207 208 209
	struct drm_gem_object *gobj = NULL;
	struct radeon_bo *rbo = NULL;
	struct device *device = &rdev->pdev->dev;
	int ret;
	unsigned long tmp;

	mode_cmd.width = sizes->surface_width;
	mode_cmd.height = sizes->surface_height;

	/* avivo can't scanout real 24bpp */
	if ((sizes->surface_bpp == 24) && ASIC_IS_AVIVO(rdev))
		sizes->surface_bpp = 32;

210 211
	mode_cmd.pixel_format = drm_mode_legacy_fb_format(sizes->surface_bpp,
							  sizes->surface_depth);
212

213
	ret = radeonfb_create_pinned_object(rfbdev, &mode_cmd, &gobj);
214 215 216 217 218
	if (ret) {
		DRM_ERROR("failed to create fbcon object %d\n", ret);
		return ret;
	}

219
	rbo = gem_to_radeon_bo(gobj);
220

221 222
	/* okay we have an object now allocate the framebuffer */
	info = framebuffer_alloc(0, device);
223 224 225 226
	if (info == NULL) {
		ret = -ENOMEM;
		goto out_unref;
	}
227

228
	info->par = rfbdev;
229

230 231
	ret = radeon_framebuffer_init(rdev->ddev, &rfbdev->rfb, &mode_cmd, gobj);
	if (ret) {
M
Masanari Iida 已提交
232
		DRM_ERROR("failed to initialize framebuffer %d\n", ret);
233 234
		goto out_unref;
	}
235

236 237 238 239 240 241
	fb = &rfbdev->rfb.base;

	/* setup helper */
	rfbdev->helper.fb = fb;
	rfbdev->helper.fbdev = info;

242
	memset_io(rbo->kptr, 0x0, radeon_bo_size(rbo));
243

244
	strcpy(info->fix.id, "radeondrmfb");
245

246
	drm_fb_helper_fill_fix(info, fb->pitches[0], fb->depth);
247

248
	info->flags = FBINFO_DEFAULT | FBINFO_CAN_FORCE_OUTPUT;
249
	info->fbops = &radeonfb_ops;
250

251
	tmp = radeon_bo_gpu_offset(rbo) - rdev->mc.vram_start;
252
	info->fix.smem_start = rdev->mc.aper_base + tmp;
253 254 255
	info->fix.smem_len = radeon_bo_size(rbo);
	info->screen_base = rbo->kptr;
	info->screen_size = radeon_bo_size(rbo);
256

257
	drm_fb_helper_fill_var(info, &rfbdev->helper, sizes->fb_width, sizes->fb_height);
258 259

	/* setup aperture base/size for vesafb takeover */
260 261 262 263 264 265
	info->apertures = alloc_apertures(1);
	if (!info->apertures) {
		ret = -ENOMEM;
		goto out_unref;
	}
	info->apertures->ranges[0].base = rdev->ddev->mode_config.fb_base;
266
	info->apertures->ranges[0].size = rdev->mc.aper_size;
267

268
	/* Use default scratch pixmap (info->pixmap.flags = FB_PIXMAP_SYSTEM) */
269

270 271 272 273
	if (info->screen_base == NULL) {
		ret = -ENOSPC;
		goto out_unref;
	}
274 275 276 277 278 279 280

	ret = fb_alloc_cmap(&info->cmap, 256, 0);
	if (ret) {
		ret = -ENOMEM;
		goto out_unref;
	}

281 282
	DRM_INFO("fb mappable at 0x%lX\n",  info->fix.smem_start);
	DRM_INFO("vram apper at 0x%lX\n",  (unsigned long)rdev->mc.aper_base);
283
	DRM_INFO("size %lu\n", (unsigned long)radeon_bo_size(rbo));
284
	DRM_INFO("fb depth is %d\n", fb->depth);
285
	DRM_INFO("   pitch is %d\n", fb->pitches[0]);
286

287
	vga_switcheroo_client_fb_set(rdev->ddev->pdev, info);
288 289 290
	return 0;

out_unref:
291
	if (rbo) {
292

293
	}
294
	if (fb && ret) {
295
		drm_gem_object_unreference(gobj);
296
		drm_framebuffer_unregister_private(fb);
297 298 299 300 301 302
		drm_framebuffer_cleanup(fb);
		kfree(fb);
	}
	return ret;
}

303
void radeon_fb_output_poll_changed(struct radeon_device *rdev)
304
{
305
	drm_fb_helper_hotplug_event(&rdev->mode_info.rfbdev->helper);
306 307
}

308
static int radeon_fbdev_destroy(struct drm_device *dev, struct radeon_fbdev *rfbdev)
309 310
{
	struct fb_info *info;
311
	struct radeon_framebuffer *rfb = &rfbdev->rfb;
312

313 314
	if (rfbdev->helper.fbdev) {
		info = rfbdev->helper.fbdev;
315

316
		unregister_framebuffer(info);
317 318
		if (info->cmap.len)
			fb_dealloc_cmap(&info->cmap);
319
		framebuffer_release(info);
320 321
	}

322
	if (rfb->obj) {
323 324
		radeonfb_destroy_pinned_object(rfb->obj);
		rfb->obj = NULL;
325
	}
326
	drm_fb_helper_fini(&rfbdev->helper);
327
	drm_framebuffer_unregister_private(&rfb->base);
328
	drm_framebuffer_cleanup(&rfb->base);
329 330 331

	return 0;
}
332

333
static const struct drm_fb_helper_funcs radeon_fb_helper_funcs = {
334 335
	.gamma_set = radeon_crtc_fb_gamma_set,
	.gamma_get = radeon_crtc_fb_gamma_get,
336
	.fb_probe = radeonfb_create,
337
};
338 339 340

int radeon_fbdev_init(struct radeon_device *rdev)
{
341
	struct radeon_fbdev *rfbdev;
342
	int bpp_sel = 32;
343
	int ret;
344 345 346 347

	/* select 8 bpp console on RN50 or 16MB cards */
	if (ASIC_IS_RN50(rdev) || rdev->mc.real_vram_size <= (32*1024*1024))
		bpp_sel = 8;
348 349 350 351 352 353 354

	rfbdev = kzalloc(sizeof(struct radeon_fbdev), GFP_KERNEL);
	if (!rfbdev)
		return -ENOMEM;

	rfbdev->rdev = rdev;
	rdev->mode_info.rfbdev = rfbdev;
355 356 357

	drm_fb_helper_prepare(rdev->ddev, &rfbdev->helper,
			      &radeon_fb_helper_funcs);
358

359 360 361 362 363 364 365 366
	ret = drm_fb_helper_init(rdev->ddev, &rfbdev->helper,
				 rdev->num_crtc,
				 RADEONFB_CONN_LIMIT);
	if (ret) {
		kfree(rfbdev);
		return ret;
	}

367
	drm_fb_helper_single_add_all_connectors(&rfbdev->helper);
368 369 370 371

	/* disable all the possible outputs/crtcs before entering KMS mode */
	drm_helper_disable_unused_functions(rdev->ddev);

372
	drm_fb_helper_initial_config(&rfbdev->helper, bpp_sel);
373
	return 0;
374 375 376 377
}

void radeon_fbdev_fini(struct radeon_device *rdev)
{
378 379 380
	if (!rdev->mode_info.rfbdev)
		return;

381
	radeon_fbdev_destroy(rdev->ddev, rdev->mode_info.rfbdev);
382
	kfree(rdev->mode_info.rfbdev);
383 384 385 386 387 388 389 390 391 392 393 394 395
	rdev->mode_info.rfbdev = NULL;
}

void radeon_fbdev_set_suspend(struct radeon_device *rdev, int state)
{
	fb_set_suspend(rdev->mode_info.rfbdev->helper.fbdev, state);
}

int radeon_fbdev_total_size(struct radeon_device *rdev)
{
	struct radeon_bo *robj;
	int size = 0;

396
	robj = gem_to_radeon_bo(rdev->mode_info.rfbdev->rfb.obj);
397 398 399 400 401 402
	size += radeon_bo_size(robj);
	return size;
}

bool radeon_fbdev_robj_is_fb(struct radeon_device *rdev, struct radeon_bo *robj)
{
403
	if (robj == gem_to_radeon_bo(rdev->mode_info.rfbdev->rfb.obj))
404 405
		return true;
	return false;
406
}