Kconfig 33.8 KB
Newer Older
B
Bryan Wu 已提交
1
config MMU
2
	def_bool n
B
Bryan Wu 已提交
3 4

config FPU
5
	def_bool n
B
Bryan Wu 已提交
6 7

config RWSEM_GENERIC_SPINLOCK
8
	def_bool y
B
Bryan Wu 已提交
9 10

config RWSEM_XCHGADD_ALGORITHM
11
	def_bool n
B
Bryan Wu 已提交
12 13

config BLACKFIN
14
	def_bool y
15
	select HAVE_ARCH_KGDB
16
	select HAVE_ARCH_TRACEHOOK
17 18
	select HAVE_DYNAMIC_FTRACE
	select HAVE_FTRACE_MCOUNT_RECORD
19
	select HAVE_FUNCTION_GRAPH_TRACER
20
	select HAVE_FUNCTION_TRACER
21
	select HAVE_FUNCTION_TRACE_MCOUNT_TEST
S
Sam Ravnborg 已提交
22
	select HAVE_IDE
B
Barry Song 已提交
23 24 25
	select HAVE_KERNEL_GZIP if RAMKERNEL
	select HAVE_KERNEL_BZIP2 if RAMKERNEL
	select HAVE_KERNEL_LZMA if RAMKERNEL
26
	select HAVE_KERNEL_LZO if RAMKERNEL
M
Mathieu Desnoyers 已提交
27
	select HAVE_OPROFILE
28
	select HAVE_PERF_EVENTS
29
	select ARCH_HAVE_CUSTOM_GPIO_H
30
	select ARCH_REQUIRE_GPIOLIB
31
	select HAVE_UID16
R
Rusty Russell 已提交
32
	select HAVE_UNDERSCORE_SYMBOL_PREFIX
33
	select VIRT_TO_BUS
34
	select ARCH_WANT_IPC_PARSE_VERSION
35
	select GENERIC_ATOMIC64
36
	select GENERIC_IRQ_PROBE
37
	select USE_GENERIC_SMP_HELPERS if SMP
38
	select HAVE_NMI_WATCHDOG if NMI_WATCHDOG
39
	select GENERIC_SMP_IDLE_THREAD
40
	select ARCH_USES_GETTIMEOFFSET if !GENERIC_CLOCKEVENTS
41 42
	select HAVE_MOD_ARCH_SPECIFIC
	select MODULES_USE_ELF_RELA
43
	select HAVE_DEBUG_STACKOVERFLOW
B
Bryan Wu 已提交
44

45 46 47
config GENERIC_CSUM
	def_bool y

48 49 50 51
config GENERIC_BUG
	def_bool y
	depends on BUG

52
config ZONE_DMA
53
	def_bool y
54

55 56 57
config GENERIC_GPIO
	def_bool y

B
Bryan Wu 已提交
58 59 60 61 62
config FORCE_MAX_ZONEORDER
	int
	default "14"

config GENERIC_CALIBRATE_DELAY
63
	def_bool y
B
Bryan Wu 已提交
64

65 66 67
config LOCKDEP_SUPPORT
	def_bool y

68 69 70
config STACKTRACE_SUPPORT
	def_bool y

71 72
config TRACE_IRQFLAGS_SUPPORT
	def_bool y
B
Bryan Wu 已提交
73 74

source "init/Kconfig"
75

B
Bryan Wu 已提交
76 77
source "kernel/Kconfig.preempt"

78 79
source "kernel/Kconfig.freezer"

B
Bryan Wu 已提交
80 81 82 83 84 85 86 87
menu "Blackfin Processor Options"

comment "Processor and Board Settings"

choice
	prompt "CPU"
	default BF533

88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107
config BF512
	bool "BF512"
	help
	  BF512 Processor Support.

config BF514
	bool "BF514"
	help
	  BF514 Processor Support.

config BF516
	bool "BF516"
	help
	  BF516 Processor Support.

config BF518
	bool "BF518"
	help
	  BF518 Processor Support.

108 109 110 111 112
config BF522
	bool "BF522"
	help
	  BF522 Processor Support.

113 114 115 116 117 118 119 120 121 122
config BF523
	bool "BF523"
	help
	  BF523 Processor Support.

config BF524
	bool "BF524"
	help
	  BF524 Processor Support.

123 124 125 126 127
config BF525
	bool "BF525"
	help
	  BF525 Processor Support.

128 129 130 131 132
config BF526
	bool "BF526"
	help
	  BF526 Processor Support.

133 134 135 136 137
config BF527
	bool "BF527"
	help
	  BF527 Processor Support.

B
Bryan Wu 已提交
138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167
config BF531
	bool "BF531"
	help
	  BF531 Processor Support.

config BF532
	bool "BF532"
	help
	  BF532 Processor Support.

config BF533
	bool "BF533"
	help
	  BF533 Processor Support.

config BF534
	bool "BF534"
	help
	  BF534 Processor Support.

config BF536
	bool "BF536"
	help
	  BF536 Processor Support.

config BF537
	bool "BF537"
	help
	  BF537 Processor Support.

168 169 170 171 172 173 174 175 176 177
config BF538
	bool "BF538"
	help
	  BF538 Processor Support.

config BF539
	bool "BF539"
	help
	  BF539 Processor Support.

178
config BF542_std
179 180 181 182
	bool "BF542"
	help
	  BF542 Processor Support.

183 184 185 186 187
config BF542M
	bool "BF542m"
	help
	  BF542 Processor Support.

188
config BF544_std
189 190 191 192
	bool "BF544"
	help
	  BF544 Processor Support.

193 194 195 196 197
config BF544M
	bool "BF544m"
	help
	  BF544 Processor Support.

198
config BF547_std
199 200 201 202
	bool "BF547"
	help
	  BF547 Processor Support.

203 204 205 206 207
config BF547M
	bool "BF547m"
	help
	  BF547 Processor Support.

208
config BF548_std
209 210 211 212
	bool "BF548"
	help
	  BF548 Processor Support.

213 214 215 216 217
config BF548M
	bool "BF548m"
	help
	  BF548 Processor Support.

218
config BF549_std
219 220 221 222
	bool "BF549"
	help
	  BF549 Processor Support.

223 224 225 226 227
config BF549M
	bool "BF549m"
	help
	  BF549 Processor Support.

B
Bryan Wu 已提交
228 229 230
config BF561
	bool "BF561"
	help
231
	  BF561 Processor Support.
B
Bryan Wu 已提交
232

233 234 235 236 237 238
config BF609
	bool "BF609"
	select CLKDEV_LOOKUP
	help
	  BF609 Processor Support.

B
Bryan Wu 已提交
239 240
endchoice

241 242
config SMP
	depends on BF561
243
	select TICKSOURCE_CORETMR
244 245 246 247 248 249 250 251 252 253 254 255 256
	bool "Symmetric multi-processing support"
	---help---
	  This enables support for systems with more than one CPU,
	  like the dual core BF561. If you have a system with only one
	  CPU, say N. If you have a system with more than one CPU, say Y.

	  If you don't know what to do here, say N.

config NR_CPUS
	int
	depends on SMP
	default 2 if BF561

257 258
config HOTPLUG_CPU
	bool "Support for hot-pluggable CPUs"
259
	depends on SMP
260 261
	default y

262 263
config BF_REV_MIN
	int
264
	default 0 if (BF51x || BF52x || (BF54x && !BF54xM)) || BF60x
265
	default 2 if (BF537 || BF536 || BF534)
266
	default 3 if (BF561 || BF533 || BF532 || BF531 || BF54xM)
267
	default 4 if (BF538 || BF539)
268 269 270

config BF_REV_MAX
	int
271
	default 2 if (BF51x || BF52x || (BF54x && !BF54xM)) || BF60x
272
	default 3 if (BF537 || BF536 || BF534 || BF54xM)
273
	default 5 if (BF561 || BF538 || BF539)
274 275
	default 6 if (BF533 || BF532 || BF531)

B
Bryan Wu 已提交
276 277
choice
	prompt "Silicon Rev"
278
	default BF_REV_0_0 if (BF51x || BF52x || BF60x)
279
	default BF_REV_0_2 if (BF534 || BF536 || BF537 || (BF54x && !BF54xM))
280
	default BF_REV_0_3 if (BF531 || BF532 || BF533 || BF54xM || BF561)
281 282 283

config BF_REV_0_0
	bool "0.0"
284
	depends on (BF51x || BF52x || (BF54x && !BF54xM) || BF60x)
285 286

config BF_REV_0_1
287
	bool "0.1"
S
Sonic Zhang 已提交
288
	depends on (BF51x || BF52x || (BF54x && !BF54xM) || BF60x)
B
Bryan Wu 已提交
289 290 291

config BF_REV_0_2
	bool "0.2"
292
	depends on (BF51x || BF52x || BF537 || BF536 || BF534 || (BF54x && !BF54xM))
B
Bryan Wu 已提交
293 294 295

config BF_REV_0_3
	bool "0.3"
296
	depends on (BF54xM || BF561 || BF537 || BF536 || BF534 || BF533 || BF532 || BF531)
B
Bryan Wu 已提交
297 298 299

config BF_REV_0_4
	bool "0.4"
S
Sonic Zhang 已提交
300
	depends on (BF561 || BF533 || BF532 || BF531 || BF538 || BF539 || BF54x)
B
Bryan Wu 已提交
301 302 303

config BF_REV_0_5
	bool "0.5"
304
	depends on (BF561 || BF533 || BF532 || BF531 || BF538 || BF539)
B
Bryan Wu 已提交
305

306 307 308 309
config BF_REV_0_6
	bool "0.6"
	depends on (BF533 || BF532 || BF531)

310 311 312 313 314 315
config BF_REV_ANY
	bool "any"

config BF_REV_NONE
	bool "none"

B
Bryan Wu 已提交
316 317
endchoice

318 319 320 321 322
config BF53x
	bool
	depends on (BF531 || BF532 || BF533 || BF534 || BF536 || BF537)
	default y

323 324 325 326
config GPIO_ADI
	def_bool y
	depends on (BF51x || BF52x || BF53x || BF538 || BF539 || BF561)

B
Bryan Wu 已提交
327 328 329 330 331 332 333 334
config MEM_MT48LC64M4A2FB_7E
	bool
	depends on (BFIN533_STAMP)
	default y

config MEM_MT48LC16M16A2TG_75
	bool
	depends on (BFIN533_EZKIT || BFIN561_EZKIT \
335 336 337
		|| BFIN533_BLUETECHNIX_CM || BFIN537_BLUETECHNIX_CM_E \
		|| BFIN537_BLUETECHNIX_CM_U || H8606_HVSISTEMAS \
		|| BFIN527_BLUETECHNIX_CM)
B
Bryan Wu 已提交
338 339 340 341
	default y

config MEM_MT48LC32M8A2_75
	bool
342
	depends on (BFIN518F_EZBRD || BFIN537_STAMP || PNAV10 || BFIN538_EZKIT)
B
Bryan Wu 已提交
343 344 345 346 347 348 349
	default y

config MEM_MT48LC8M32B2B5_7
	bool
	depends on (BFIN561_BLUETECHNIX_CM)
	default y

350 351
config MEM_MT48LC32M16A2TG_75
	bool
352
	depends on (BFIN527_EZKIT || BFIN527_EZKIT_V2 || BFIN532_IP0X || BLACKSTAMP || BFIN527_AD7160EVAL)
353 354
	default y

355 356 357 358 359
config MEM_MT48H32M16LFCJ_75
	bool
	depends on (BFIN526_EZBRD)
	default y

B
Bob Liu 已提交
360 361 362 363 364
config MEM_MT47H64M16
	bool
	depends on (BFIN609_EZKIT)
	default y

365
source "arch/blackfin/mach-bf518/Kconfig"
366
source "arch/blackfin/mach-bf527/Kconfig"
B
Bryan Wu 已提交
367 368 369
source "arch/blackfin/mach-bf533/Kconfig"
source "arch/blackfin/mach-bf561/Kconfig"
source "arch/blackfin/mach-bf537/Kconfig"
370
source "arch/blackfin/mach-bf538/Kconfig"
371
source "arch/blackfin/mach-bf548/Kconfig"
372
source "arch/blackfin/mach-bf609/Kconfig"
B
Bryan Wu 已提交
373 374 375 376 377 378 379 380 381 382 383 384 385 386 387

menu "Board customizations"

config CMDLINE_BOOL
	bool "Default bootloader kernel arguments"

config CMDLINE
	string "Initial kernel command string"
	depends on CMDLINE_BOOL
	default "console=ttyBF0,57600"
	help
	  If you don't have a boot loader capable of passing a command line string
	  to the kernel, you may specify one here. As a minimum, you should specify
	  the memory size and the root device (e.g., mem=8M, root=/dev/nfs).

388 389 390 391 392 393 394 395 396 397 398 399 400 401
config BOOT_LOAD
	hex "Kernel load address for booting"
	default "0x1000"
	range 0x1000 0x20000000
	help
	  This option allows you to set the load address of the kernel.
	  This can be useful if you are on a board which has a small amount
	  of memory or you wish to reserve some memory at the beginning of
	  the address space.

	  Note that you need to keep this value above 4k (0x1000) as this
	  memory region is used to capture NULL pointer references as well
	  as some core kernel functions.

402 403 404 405 406 407
config PHY_RAM_BASE_ADDRESS
	hex "Physical RAM Base"
	default 0x0
	help
	  set BF609 FPGA physical SRAM base address

408 409
config ROM_BASE
	hex "Kernel ROM Base"
410
	depends on ROMKERNEL
B
Barry Song 已提交
411
	default "0x20040040"
412
	range 0x20000000 0x20400000 if !(BF54x || BF561 || BF60x)
413
	range 0x20000000 0x30000000 if (BF54x || BF561)
414
	range 0xB0000000 0xC0000000 if (BF60x)
415
	help
B
Barry Song 已提交
416 417 418 419 420 421 422 423
	  Make sure your ROM base does not include any file-header
	  information that is prepended to the kernel.

	  For example, the bootable U-Boot format (created with
	  mkimage) has a 64 byte header (0x40).  So while the image
	  you write to flash might start at say 0x20080000, you have
	  to add 0x40 to get the kernel's ROM base as it will come
	  after the header.
424

425
comment "Clock/PLL Setup"
B
Bryan Wu 已提交
426 427

config CLKIN_HZ
428
	int "Frequency of the crystal on the board in Hz"
429
	default "10000000" if BFIN532_IP0X
B
Bryan Wu 已提交
430
	default "11059200" if BFIN533_STAMP
431 432
	default "24576000" if PNAV10
	default "25000000" # most people use this
B
Bryan Wu 已提交
433 434
	default "27000000" if BFIN533_EZKIT
	default "30000000" if BFIN561_EZKIT
435
	default "24000000" if BFIN527_AD7160EVAL
B
Bryan Wu 已提交
436 437
	help
	  The frequency of CLKIN crystal oscillator on the board in Hz.
438 439
	  Warning: This value should match the crystal on the board. Otherwise,
	  peripherals won't work properly.
B
Bryan Wu 已提交
440

441 442 443 444 445 446 447 448 449 450
config BFIN_KERNEL_CLOCK
	bool "Re-program Clocks while Kernel boots?"
	default n
	help
	  This option decides if kernel clocks are re-programed from the
	  bootloader settings. If the clocks are not set, the SDRAM settings
	  are also not changed, and the Bootloader does 100% of the hardware
	  configuration.

config PLL_BYPASS
451
	bool "Bypass PLL"
452
	depends on BFIN_KERNEL_CLOCK && (!BF60x)
453
	default n
454 455 456 457 458 459 460 461 462 463 464 465 466 467

config CLKIN_HALF
	bool "Half Clock In"
	depends on BFIN_KERNEL_CLOCK && (! PLL_BYPASS)
	default n
	help
	  If this is set the clock will be divided by 2, before it goes to the PLL.

config VCO_MULT
	int "VCO Multiplier"
	depends on BFIN_KERNEL_CLOCK && (! PLL_BYPASS)
	range 1 64
	default "22" if BFIN533_EZKIT
	default "45" if BFIN533_STAMP
468
	default "20" if (BFIN537_STAMP || BFIN527_EZKIT || BFIN527_EZKIT_V2 || BFIN548_EZKIT || BFIN548_BLUETECHNIX_CM || BFIN538_EZKIT)
469
	default "22" if BFIN533_BLUETECHNIX_CM
470
	default "20" if (BFIN537_BLUETECHNIX_CM_E || BFIN537_BLUETECHNIX_CM_U || BFIN527_BLUETECHNIX_CM || BFIN561_BLUETECHNIX_CM)
471
	default "20" if (BFIN561_EZKIT || BF609)
472
	default "16" if (H8606_HVSISTEMAS || BLACKSTAMP || BFIN526_EZBRD || BFIN518F_EZBRD)
473
	default "25" if BFIN527_AD7160EVAL
474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502
	help
	  This controls the frequency of the on-chip PLL. This can be between 1 and 64.
	  PLL Frequency = (Crystal Frequency) * (this setting)

choice
	prompt "Core Clock Divider"
	depends on BFIN_KERNEL_CLOCK
	default CCLK_DIV_1
	help
	  This sets the frequency of the core. It can be 1, 2, 4 or 8
	  Core Frequency = (PLL frequency) / (this setting)

config CCLK_DIV_1
	bool "1"

config CCLK_DIV_2
	bool "2"

config CCLK_DIV_4
	bool "4"

config CCLK_DIV_8
	bool "8"
endchoice

config SCLK_DIV
	int "System Clock Divider"
	depends on BFIN_KERNEL_CLOCK
	range 1 15
503
	default 4
504
	help
505 506 507
	  This sets the frequency of the system clock (including SDRAM or DDR) on
	  !BF60x else it set the clock for system buses and provides the
	  source from which SCLK0 and SCLK1 are derived.
508 509 510
	  This can be between 1 and 15
	  System Clock = (PLL frequency) / (this setting)

511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541
config SCLK0_DIV
	int "System Clock0 Divider"
	depends on BFIN_KERNEL_CLOCK && BF60x
	range 1 15
	default 1
	help
	  This sets the frequency of the system clock0 for PVP and all other
	  peripherals not clocked by SCLK1.
	  This can be between 1 and 15
	  System Clock0 = (System Clock) / (this setting)

config SCLK1_DIV
	int "System Clock1 Divider"
	depends on BFIN_KERNEL_CLOCK && BF60x
	range 1 15
	default 1
	help
	  This sets the frequency of the system clock1 (including SPORT, SPI and ACM).
	  This can be between 1 and 15
	  System Clock1 = (System Clock) / (this setting)

config DCLK_DIV
	int "DDR Clock Divider"
	depends on BFIN_KERNEL_CLOCK && BF60x
	range 1 15
	default 2
	help
	  This sets the frequency of the DDR memory.
	  This can be between 1 and 15
	  DDR Clock = (PLL frequency) / (this setting)

542 543 544 545 546 547 548 549 550 551 552 553 554
choice
	prompt "DDR SDRAM Chip Type"
	depends on BFIN_KERNEL_CLOCK
	depends on BF54x
	default MEM_MT46V32M16_5B

config MEM_MT46V32M16_6T
	bool "MT46V32M16_6T"

config MEM_MT46V32M16_5B
	bool "MT46V32M16_5B"
endchoice

555 556
choice
	prompt "DDR/SDRAM Timing"
557
	depends on BFIN_KERNEL_CLOCK && !BF60x
558 559 560 561 562 563 564
	default BFIN_KERNEL_CLOCK_MEMINIT_CALC
	help
	  This option allows you to specify Blackfin SDRAM/DDR Timing parameters
	  The calculated SDRAM timing parameters may not be 100%
	  accurate - This option is therefore marked experimental.

config BFIN_KERNEL_CLOCK_MEMINIT_CALC
565
	bool "Calculate Timings"
566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608

config BFIN_KERNEL_CLOCK_MEMINIT_SPEC
	bool "Provide accurate Timings based on target SCLK"
	help
	  Please consult the Blackfin Hardware Reference Manuals as well
	  as the memory device datasheet.
	  http://docs.blackfin.uclinux.org/doku.php?id=bfin:sdram
endchoice

menu "Memory Init Control"
	depends on BFIN_KERNEL_CLOCK_MEMINIT_SPEC

config MEM_DDRCTL0
	depends on BF54x
	hex "DDRCTL0"
	default 0x0

config MEM_DDRCTL1
	depends on BF54x
	hex "DDRCTL1"
	default 0x0

config MEM_DDRCTL2
	depends on BF54x
	hex "DDRCTL2"
	default 0x0

config MEM_EBIU_DDRQUE
	depends on BF54x
	hex "DDRQUE"
	default 0x0

config MEM_SDRRC
	depends on !BF54x
	hex "SDRRC"
	default 0x0

config MEM_SDGCTL
	depends on !BF54x
	hex "SDGCTL"
	default 0x0
endmenu

609 610 611 612 613
#
# Max & Min Speeds for various Chips
#
config MAX_VCO_HZ
	int
614 615 616 617
	default 400000000 if BF512
	default 400000000 if BF514
	default 400000000 if BF516
	default 400000000 if BF518
618 619
	default 400000000 if BF522
	default 600000000 if BF523
620
	default 400000000 if BF524
621
	default 600000000 if BF525
622
	default 400000000 if BF526
623 624 625 626 627 628 629
	default 600000000 if BF527
	default 400000000 if BF531
	default 400000000 if BF532
	default 750000000 if BF533
	default 500000000 if BF534
	default 400000000 if BF536
	default 600000000 if BF537
630 631
	default 533333333 if BF538
	default 533333333 if BF539
632
	default 600000000 if BF542
633
	default 533333333 if BF544
634 635
	default 600000000 if BF547
	default 600000000 if BF548
636
	default 533333333 if BF549
637
	default 600000000 if BF561
638
	default 800000000 if BF609
639 640 641 642 643 644 645

config MIN_VCO_HZ
	int
	default 50000000

config MAX_SCLK_HZ
	int
646
	default 200000000 if BF609
647
	default 133333333
648 649 650 651 652 653 654 655 656

config MIN_SCLK_HZ
	int
	default 27000000

comment "Kernel Timer/Scheduler"

source kernel/Kconfig.hz

657
config SET_GENERIC_CLOCKEVENTS
658 659
	bool "Generic clock events"
	default y
660
	select GENERIC_CLOCKEVENTS
661

662
menu "Clock event device"
663 664
	depends on GENERIC_CLOCKEVENTS
config TICKSOURCE_GPTMR0
665 666
	bool "GPTimer0"
	depends on !SMP
667 668 669
	select BFIN_GPTIMERS

config TICKSOURCE_CORETMR
670 671 672
	bool "Core timer"
	default y
endmenu
673

674
menu "Clock souce"
675
	depends on GENERIC_CLOCKEVENTS
676 677 678
config CYCLES_CLOCKSOURCE
	bool "CYCLES"
	default y
679
	depends on !BFIN_SCRATCH_REG_CYCLES
680
	depends on !SMP
681 682 683 684 685 686 687
	help
	  If you say Y here, you will enable support for using the 'cycles'
	  registers as a clock source.  Doing so means you will be unable to
	  safely write to the 'cycles' register during runtime.  You will
	  still be able to read it (such as for performance monitoring), but
	  writing the registers will most likely crash the kernel.

688
config GPTMR0_CLOCKSOURCE
689
	bool "GPTimer0"
690
	select BFIN_GPTIMERS
691
	depends on !TICKSOURCE_GPTMR0
692
endmenu
693

694
comment "Misc"
695

696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741
choice
	prompt "Blackfin Exception Scratch Register"
	default BFIN_SCRATCH_REG_RETN
	help
	  Select the resource to reserve for the Exception handler:
	    - RETN: Non-Maskable Interrupt (NMI)
	    - RETE: Exception Return (JTAG/ICE)
	    - CYCLES: Performance counter

	  If you are unsure, please select "RETN".

config BFIN_SCRATCH_REG_RETN
	bool "RETN"
	help
	  Use the RETN register in the Blackfin exception handler
	  as a stack scratch register.  This means you cannot
	  safely use NMI on the Blackfin while running Linux, but
	  you can debug the system with a JTAG ICE and use the
	  CYCLES performance registers.

	  If you are unsure, please select "RETN".

config BFIN_SCRATCH_REG_RETE
	bool "RETE"
	help
	  Use the RETE register in the Blackfin exception handler
	  as a stack scratch register.  This means you cannot
	  safely use a JTAG ICE while debugging a Blackfin board,
	  but you can safely use the CYCLES performance registers
	  and the NMI.

	  If you are unsure, please select "RETN".

config BFIN_SCRATCH_REG_CYCLES
	bool "CYCLES"
	help
	  Use the CYCLES register in the Blackfin exception handler
	  as a stack scratch register.  This means you cannot
	  safely use the CYCLES performance registers on a Blackfin
	  board at anytime, but you can debug the system with a JTAG
	  ICE and use the NMI.

	  If you are unsure, please select "RETN".

endchoice

B
Bryan Wu 已提交
742 743 744 745 746 747 748 749 750 751
endmenu


menu "Blackfin Kernel Optimizations"

comment "Memory Optimizations"

config I_ENTRY_L1
	bool "Locate interrupt entry code in L1 Memory"
	default y
752
	depends on !SMP
B
Bryan Wu 已提交
753
	help
M
Matt LaPlante 已提交
754 755
	  If enabled, interrupt entry code (STORE/RESTORE CONTEXT) is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
756 757

config EXCPT_IRQ_SYSC_L1
M
Matt LaPlante 已提交
758
	bool "Locate entire ASM lowlevel exception / interrupt - Syscall and CPLB handler code in L1 Memory"
B
Bryan Wu 已提交
759
	default y
760
	depends on !SMP
B
Bryan Wu 已提交
761
	help
M
Matt LaPlante 已提交
762
	  If enabled, the entire ASM lowlevel exception and interrupt entry code
763
	  (STORE/RESTORE CONTEXT) is linked into L1 instruction memory.
M
Matt LaPlante 已提交
764
	  (less latency)
B
Bryan Wu 已提交
765 766 767 768

config DO_IRQ_L1
	bool "Locate frequently called do_irq dispatcher function in L1 Memory"
	default y
769
	depends on !SMP
B
Bryan Wu 已提交
770
	help
M
Matt LaPlante 已提交
771 772
	  If enabled, the frequently called do_irq dispatcher function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
773 774 775 776

config CORE_TIMER_IRQ_L1
	bool "Locate frequently called timer_interrupt() function in L1 Memory"
	default y
777
	depends on !SMP
B
Bryan Wu 已提交
778
	help
M
Matt LaPlante 已提交
779 780
	  If enabled, the frequently called timer_interrupt() function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
781 782 783 784

config IDLE_L1
	bool "Locate frequently idle function in L1 Memory"
	default y
785
	depends on !SMP
B
Bryan Wu 已提交
786
	help
M
Matt LaPlante 已提交
787 788
	  If enabled, the frequently called idle function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
789 790 791 792

config SCHEDULE_L1
	bool "Locate kernel schedule function in L1 Memory"
	default y
793
	depends on !SMP
B
Bryan Wu 已提交
794
	help
M
Matt LaPlante 已提交
795 796
	  If enabled, the frequently called kernel schedule is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
797 798 799 800

config ARITHMETIC_OPS_L1
	bool "Locate kernel owned arithmetic functions in L1 Memory"
	default y
801
	depends on !SMP
B
Bryan Wu 已提交
802
	help
M
Matt LaPlante 已提交
803 804
	  If enabled, arithmetic functions are linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
805 806 807 808

config ACCESS_OK_L1
	bool "Locate access_ok function in L1 Memory"
	default y
809
	depends on !SMP
B
Bryan Wu 已提交
810
	help
M
Matt LaPlante 已提交
811 812
	  If enabled, the access_ok function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
813 814 815 816

config MEMSET_L1
	bool "Locate memset function in L1 Memory"
	default y
817
	depends on !SMP
B
Bryan Wu 已提交
818
	help
M
Matt LaPlante 已提交
819 820
	  If enabled, the memset function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
821 822 823 824

config MEMCPY_L1
	bool "Locate memcpy function in L1 Memory"
	default y
825
	depends on !SMP
B
Bryan Wu 已提交
826
	help
M
Matt LaPlante 已提交
827 828
	  If enabled, the memcpy function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
829

830 831 832
config STRCMP_L1
	bool "locate strcmp function in L1 Memory"
	default y
833
	depends on !SMP
834 835 836 837 838 839 840
	help
	  If enabled, the strcmp function is linked
	  into L1 instruction memory (less latency).

config STRNCMP_L1
	bool "locate strncmp function in L1 Memory"
	default y
841
	depends on !SMP
842 843 844 845 846 847 848
	help
	  If enabled, the strncmp function is linked
	  into L1 instruction memory (less latency).

config STRCPY_L1
	bool "locate strcpy function in L1 Memory"
	default y
849
	depends on !SMP
850 851 852 853 854 855 856
	help
	  If enabled, the strcpy function is linked
	  into L1 instruction memory (less latency).

config STRNCPY_L1
	bool "locate strncpy function in L1 Memory"
	default y
857
	depends on !SMP
858 859 860 861
	help
	  If enabled, the strncpy function is linked
	  into L1 instruction memory (less latency).

B
Bryan Wu 已提交
862 863 864
config SYS_BFIN_SPINLOCK_L1
	bool "Locate sys_bfin_spinlock function in L1 Memory"
	default y
865
	depends on !SMP
B
Bryan Wu 已提交
866
	help
M
Matt LaPlante 已提交
867 868
	  If enabled, sys_bfin_spinlock function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
869 870 871 872

config IP_CHECKSUM_L1
	bool "Locate IP Checksum function in L1 Memory"
	default n
873
	depends on !SMP
B
Bryan Wu 已提交
874
	help
M
Matt LaPlante 已提交
875 876
	  If enabled, the IP Checksum function is linked
	  into L1 instruction memory. (less latency)
B
Bryan Wu 已提交
877 878 879

config CACHELINE_ALIGNED_L1
	bool "Locate cacheline_aligned data to L1 Data Memory"
880 881
	default y if !BF54x
	default n if BF54x
882
	depends on !SMP && !BF531 && !CRC32
B
Bryan Wu 已提交
883
	help
884
	  If enabled, cacheline_aligned data is linked
M
Matt LaPlante 已提交
885
	  into L1 data memory. (less latency)
B
Bryan Wu 已提交
886 887 888 889

config SYSCALL_TAB_L1
	bool "Locate Syscall Table L1 Data Memory"
	default n
890
	depends on !SMP && !BF531
B
Bryan Wu 已提交
891
	help
M
Matt LaPlante 已提交
892 893
	  If enabled, the Syscall LUT is linked
	  into L1 data memory. (less latency)
B
Bryan Wu 已提交
894 895 896 897

config CPLB_SWITCH_TAB_L1
	bool "Locate CPLB Switch Tables L1 Data Memory"
	default n
898
	depends on !SMP && !BF531
B
Bryan Wu 已提交
899
	help
M
Matt LaPlante 已提交
900 901
	  If enabled, the CPLB Switch Tables are linked
	  into L1 data memory. (less latency)
B
Bryan Wu 已提交
902

903 904
config ICACHE_FLUSH_L1
	bool "Locate icache flush funcs in L1 Inst Memory"
905 906
	default y
	help
907
	  If enabled, the Blackfin icache flushing functions are linked
908 909 910 911 912 913 914
	  into L1 instruction memory.

	  Note that this might be required to address anomalies, but
	  these functions are pretty small, so it shouldn't be too bad.
	  If you are using a processor affected by an anomaly, the build
	  system will double check for you and prevent it.

915 916 917 918 919 920 921 922
config DCACHE_FLUSH_L1
	bool "Locate dcache flush funcs in L1 Inst Memory"
	default y
	depends on !SMP
	help
	  If enabled, the Blackfin dcache flushing functions are linked
	  into L1 instruction memory.

923 924 925
config APP_STACK_L1
	bool "Support locating application stack in L1 Scratch Memory"
	default y
926
	depends on !SMP
927 928 929 930 931 932
	help
	  If enabled the application stack can be located in L1
	  scratch memory (less latency).

	  Currently only works with FLAT binaries.

933 934 935
config EXCEPTION_L1_SCRATCH
	bool "Locate exception stack in L1 Scratch Memory"
	default n
936
	depends on !SMP && !APP_STACK_L1
937 938 939 940 941 942 943
	help
	  Whenever an exception occurs, use the L1 Scratch memory for
	  stack storage.  You cannot place the stacks of FLAT binaries
	  in L1 when using this option.

	  If you don't use L1 Scratch, then you should say Y here.

944 945 946 947
comment "Speed Optimizations"
config BFIN_INS_LOWOVERHEAD
	bool "ins[bwl] low overhead, higher interrupt latency"
	default y
948
	depends on !SMP
949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971
	help
	  Reads on the Blackfin are speculative. In Blackfin terms, this means
	  they can be interrupted at any time (even after they have been issued
	  on to the external bus), and re-issued after the interrupt occurs.
	  For memory - this is not a big deal, since memory does not change if
	  it sees a read.

	  If a FIFO is sitting on the end of the read, it will see two reads,
	  when the core only sees one since the FIFO receives both the read
	  which is cancelled (and not delivered to the core) and the one which
	  is re-issued (which is delivered to the core).

	  To solve this, interrupts are turned off before reads occur to
	  I/O space. This option controls which the overhead/latency of
	  controlling interrupts during this time
	   "n" turns interrupts off every read
		(higher overhead, but lower interrupt latency)
	   "y" turns interrupts off every loop
		(low overhead, but longer interrupt latency)

	  default behavior is to leave this set to on (type "Y"). If you are experiencing
	  interrupt latency issues, it is safe and OK to turn this off.

B
Bryan Wu 已提交
972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990
endmenu

choice
	prompt "Kernel executes from"
	help
	  Choose the memory type that the kernel will be running in.

config RAMKERNEL
	bool "RAM"
	help
	  The kernel will be resident in RAM when running.

config ROMKERNEL
	bool "ROM"
	help
	  The kernel will be resident in FLASH/ROM when running.

endchoice

991 992 993 994 995 996
# Common code uses "ROMKERNEL" or "XIP_KERNEL", so define both
config XIP_KERNEL
	bool
	default y
	depends on ROMKERNEL

B
Bryan Wu 已提交
997 998
source "mm/Kconfig"

999 1000 1001 1002 1003 1004 1005 1006
config BFIN_GPTIMERS
	tristate "Enable Blackfin General Purpose Timers API"
	default n
	help
	  Enable support for the General Purpose Timers API.  If you
	  are unsure, say N.

	  To compile this driver as a module, choose M here: the module
1007
	  will be called gptimers.
1008

B
Bryan Wu 已提交
1009
choice
1010
	prompt "Uncached DMA region"
B
Bryan Wu 已提交
1011
	default DMA_UNCACHED_1M
1012 1013 1014 1015 1016 1017
config DMA_UNCACHED_32M
	bool "Enable 32M DMA region"
config DMA_UNCACHED_16M
	bool "Enable 16M DMA region"
config DMA_UNCACHED_8M
	bool "Enable 8M DMA region"
1018 1019
config DMA_UNCACHED_4M
	bool "Enable 4M DMA region"
B
Bryan Wu 已提交
1020 1021 1022 1023
config DMA_UNCACHED_2M
	bool "Enable 2M DMA region"
config DMA_UNCACHED_1M
	bool "Enable 1M DMA region"
1024 1025 1026 1027 1028 1029
config DMA_UNCACHED_512K
	bool "Enable 512K DMA region"
config DMA_UNCACHED_256K
	bool "Enable 256K DMA region"
config DMA_UNCACHED_128K
	bool "Enable 128K DMA region"
B
Bryan Wu 已提交
1030 1031 1032 1033 1034 1035
config DMA_UNCACHED_NONE
	bool "Disable DMA region"
endchoice


comment "Cache Support"
1036

1037
config BFIN_ICACHE
B
Bryan Wu 已提交
1038
	bool "Enable ICACHE"
1039 1040 1041 1042 1043 1044 1045 1046
	default y
config BFIN_EXTMEM_ICACHEABLE
	bool "Enable ICACHE for external memory"
	depends on BFIN_ICACHE
	default y
config BFIN_L2_ICACHEABLE
	bool "Enable ICACHE for L2 SRAM"
	depends on BFIN_ICACHE
1047
	depends on (BF54x || BF561 || BF60x) && !SMP
1048 1049
	default n

1050
config BFIN_DCACHE
B
Bryan Wu 已提交
1051
	bool "Enable DCACHE"
1052
	default y
1053
config BFIN_DCACHE_BANKA
B
Bryan Wu 已提交
1054
	bool "Enable only 16k BankA DCACHE - BankB is SRAM"
1055
	depends on BFIN_DCACHE && !BF531
B
Bryan Wu 已提交
1056
	default n
1057 1058
config BFIN_EXTMEM_DCACHEABLE
	bool "Enable DCACHE for external memory"
1059
	depends on BFIN_DCACHE
1060 1061 1062 1063 1064 1065 1066
	default y
choice
	prompt "External memory DCACHE policy"
	depends on BFIN_EXTMEM_DCACHEABLE
	default BFIN_EXTMEM_WRITEBACK if !SMP
	default BFIN_EXTMEM_WRITETHROUGH if SMP
config BFIN_EXTMEM_WRITEBACK
B
Bryan Wu 已提交
1067
	bool "Write back"
1068
	depends on !SMP
B
Bryan Wu 已提交
1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083
	help
	  Write Back Policy:
	    Cached data will be written back to SDRAM only when needed.
	    This can give a nice increase in performance, but beware of
	    broken drivers that do not properly invalidate/flush their
	    cache.

	  Write Through Policy:
	    Cached data will always be written back to SDRAM when the
	    cache is updated.  This is a completely safe setting, but
	    performance is worse than Write Back.

	  If you are unsure of the options and you want to be safe,
	  then go with Write Through.

1084
config BFIN_EXTMEM_WRITETHROUGH
B
Bryan Wu 已提交
1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102
	bool "Write through"
	help
	  Write Back Policy:
	    Cached data will be written back to SDRAM only when needed.
	    This can give a nice increase in performance, but beware of
	    broken drivers that do not properly invalidate/flush their
	    cache.

	  Write Through Policy:
	    Cached data will always be written back to SDRAM when the
	    cache is updated.  This is a completely safe setting, but
	    performance is worse than Write Back.

	  If you are unsure of the options and you want to be safe,
	  then go with Write Through.

endchoice

1103 1104 1105
config BFIN_L2_DCACHEABLE
	bool "Enable DCACHE for L2 SRAM"
	depends on BFIN_DCACHE
1106
	depends on (BF54x || BF561 || BF60x) && !SMP
1107
	default n
1108
choice
1109 1110 1111 1112
	prompt "L2 SRAM DCACHE policy"
	depends on BFIN_L2_DCACHEABLE
	default BFIN_L2_WRITEBACK
config BFIN_L2_WRITEBACK
1113 1114
	bool "Write back"

1115
config BFIN_L2_WRITETHROUGH
1116 1117
	bool "Write through"
endchoice
1118

1119 1120

comment "Memory Protection Unit"
1121
config MPU
1122
	bool "Enable the memory protection unit"
1123 1124 1125 1126 1127 1128
	default n
	help
	  Use the processor's MPU to protect applications from accessing
	  memory they do not own.  This comes at a performance penalty
	  and is recommended only for debugging.

1129
comment "Asynchronous Memory Configuration"
B
Bryan Wu 已提交
1130

1131
menu "EBIU_AMGCTL Global Control"
1132
	depends on !BF60x
B
Bryan Wu 已提交
1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161
config C_AMCKEN
	bool "Enable CLKOUT"
	default y

config C_CDPRIO
	bool "DMA has priority over core for ext. accesses"
	default n

config C_B0PEN
	depends on BF561
	bool "Bank 0 16 bit packing enable"
	default y

config C_B1PEN
	depends on BF561
	bool "Bank 1 16 bit packing enable"
	default y

config C_B2PEN
	depends on BF561
	bool "Bank 2 16 bit packing enable"
	default y

config C_B3PEN
	depends on BF561
	bool "Bank 3 16 bit packing enable"
	default n

choice
1162
	prompt "Enable Asynchronous Memory Banks"
B
Bryan Wu 已提交
1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182
	default C_AMBEN_ALL

config C_AMBEN
	bool "Disable All Banks"

config C_AMBEN_B0
	bool "Enable Bank 0"

config C_AMBEN_B0_B1
	bool "Enable Bank 0 & 1"

config C_AMBEN_B0_B1_B2
	bool "Enable Bank 0 & 1 & 2"

config C_AMBEN_ALL
	bool "Enable All Banks"
endchoice
endmenu

menu "EBIU_AMBCTL Control"
1183
	depends on !BF60x
B
Bryan Wu 已提交
1184
config BANK_0
1185
	hex "Bank 0 (AMBCTL0.L)"
B
Bryan Wu 已提交
1186
	default 0x7BB0
1187 1188 1189
	help
	  These are the low 16 bits of the EBIU_AMBCTL0 MMR which are
	  used to control the Asynchronous Memory Bank 0 settings.
B
Bryan Wu 已提交
1190 1191

config BANK_1
1192
	hex "Bank 1 (AMBCTL0.H)"
B
Bryan Wu 已提交
1193
	default 0x7BB0
1194
	default 0x5558 if BF54x
1195 1196 1197
	help
	  These are the high 16 bits of the EBIU_AMBCTL0 MMR which are
	  used to control the Asynchronous Memory Bank 1 settings.
B
Bryan Wu 已提交
1198 1199

config BANK_2
1200
	hex "Bank 2 (AMBCTL1.L)"
B
Bryan Wu 已提交
1201
	default 0x7BB0
1202 1203 1204
	help
	  These are the low 16 bits of the EBIU_AMBCTL1 MMR which are
	  used to control the Asynchronous Memory Bank 2 settings.
B
Bryan Wu 已提交
1205 1206

config BANK_3
1207
	hex "Bank 3 (AMBCTL1.H)"
B
Bryan Wu 已提交
1208
	default 0x99B3
1209 1210 1211 1212
	help
	  These are the high 16 bits of the EBIU_AMBCTL1 MMR which are
	  used to control the Asynchronous Memory Bank 3 settings.

B
Bryan Wu 已提交
1213 1214
endmenu

1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228
config EBIU_MBSCTLVAL
	hex "EBIU Bank Select Control Register"
	depends on BF54x
	default 0

config EBIU_MODEVAL
	hex "Flash Memory Mode Control Register"
	depends on BF54x
	default 1

config EBIU_FCTLVAL
	hex "Flash Memory Bank Control Register"
	depends on BF54x
	default 6
B
Bryan Wu 已提交
1229 1230 1231 1232 1233 1234 1235
endmenu

#############################################################################
menu "Bus options (PCI, PCMCIA, EISA, MCA, ISA)"

config PCI
	bool "PCI support"
1236
	depends on BROKEN
B
Bryan Wu 已提交
1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254
	help
	  Support for PCI bus.

source "drivers/pci/Kconfig"

source "drivers/pcmcia/Kconfig"

source "drivers/pci/hotplug/Kconfig"

endmenu

menu "Executable file formats"

source "fs/Kconfig.binfmt"

endmenu

menu "Power management options"
1255

B
Bryan Wu 已提交
1256 1257
source "kernel/power/Kconfig"

J
Johannes Berg 已提交
1258 1259 1260
config ARCH_SUSPEND_POSSIBLE
	def_bool y

B
Bryan Wu 已提交
1261
choice
1262
	prompt "Standby Power Saving Mode"
1263
	depends on PM && !BF60x
1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280
	default PM_BFIN_SLEEP_DEEPER
config  PM_BFIN_SLEEP_DEEPER
	bool "Sleep Deeper"
	help
	  Sleep "Deeper" Mode (High Power Savings) - This mode reduces dynamic
	  power dissipation by disabling the clock to the processor core (CCLK).
	  Furthermore, Standby sets the internal power supply voltage (VDDINT)
	  to 0.85 V to provide the greatest power savings, while preserving the
	  processor state.
	  The PLL and system clock (SCLK) continue to operate at a very low
	  frequency of about 3.3 MHz. To preserve data integrity in the SDRAM,
	  the SDRAM is put into Self Refresh Mode. Typically an external event
	  such as GPIO interrupt or RTC activity wakes up the processor.
	  Various Peripherals such as UART, SPORT, PPI may not function as
	  normal during Sleep Deeper, due to the reduced SCLK frequency.
	  When in the sleep mode, system DMA access to L1 memory is not supported.

1281 1282
	  If unsure, select "Sleep Deeper".

1283 1284 1285 1286 1287 1288 1289
config  PM_BFIN_SLEEP
	bool "Sleep"
	help
	  Sleep Mode (High Power Savings) - The sleep mode reduces power
	  dissipation by disabling the clock to the processor core (CCLK).
	  The PLL and system clock (SCLK), however, continue to operate in
	  this mode. Typically an external event or RTC activity will wake
1290 1291 1292 1293
	  up the processor. When in the sleep mode, system DMA access to L1
	  memory is not supported.

	  If unsure, select "Sleep Deeper".
1294
endchoice
B
Bryan Wu 已提交
1295

1296 1297 1298 1299 1300
comment "Possible Suspend Mem / Hibernate Wake-Up Sources"
	depends on PM

config PM_BFIN_WAKE_PH6
	bool "Allow Wake-Up from on-chip PHY or PH6 GP"
1301
	depends on PM && (BF51x || BF52x || BF534 || BF536 || BF537)
1302 1303 1304 1305 1306 1307 1308 1309 1310 1311
	default n
	help
	  Enable PHY and PH6 GP Wake-Up (Voltage Regulator Power-Up)

config PM_BFIN_WAKE_GP
	bool "Allow Wake-Up from GPIOs"
	depends on PM && BF54x
	default n
	help
	  Enable General-Purpose Wake-Up (Voltage Regulator Power-Up)
1312 1313 1314
	  (all processors, except ADSP-BF549). This option sets
	  the general-purpose wake-up enable (GPWE) control bit to enable
	  wake-up upon detection of an active low signal on the /GPW (PH7) pin.
M
Masanari Iida 已提交
1315
	  On ADSP-BF549 this option enables the same functionality on the
1316 1317
	  /MRXON pin also PH7.

1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429
config PM_BFIN_WAKE_PA15
	bool "Allow Wake-Up from PA15"
	depends on PM && BF60x
	default n
	help
	  Enable PA15 Wake-Up

config PM_BFIN_WAKE_PA15_POL
	int "Wake-up priority"
	depends on PM_BFIN_WAKE_PA15
	default 0
	help
	  Wake-Up priority 0(low) 1(high)

config PM_BFIN_WAKE_PB15
	bool "Allow Wake-Up from PB15"
	depends on PM && BF60x
	default n
	help
	  Enable PB15 Wake-Up

config PM_BFIN_WAKE_PB15_POL
	int "Wake-up priority"
	depends on PM_BFIN_WAKE_PB15
	default 0
	help
	  Wake-Up priority 0(low) 1(high)

config PM_BFIN_WAKE_PC15
	bool "Allow Wake-Up from PC15"
	depends on PM && BF60x
	default n
	help
	  Enable PC15 Wake-Up

config PM_BFIN_WAKE_PC15_POL
	int "Wake-up priority"
	depends on PM_BFIN_WAKE_PC15
	default 0
	help
	  Wake-Up priority 0(low) 1(high)

config PM_BFIN_WAKE_PD06
	bool "Allow Wake-Up from PD06(ETH0_PHYINT)"
	depends on PM && BF60x
	default n
	help
	  Enable PD06(ETH0_PHYINT) Wake-up

config PM_BFIN_WAKE_PD06_POL
	int "Wake-up priority"
	depends on PM_BFIN_WAKE_PD06
	default 0
	help
	  Wake-Up priority 0(low) 1(high)

config PM_BFIN_WAKE_PE12
	bool "Allow Wake-Up from PE12(ETH1_PHYINT, PUSH BUTTON)"
	depends on PM && BF60x
	default n
	help
	  Enable PE12(ETH1_PHYINT, PUSH BUTTON) Wake-up

config PM_BFIN_WAKE_PE12_POL
	int "Wake-up priority"
	depends on PM_BFIN_WAKE_PE12
	default 0
	help
	  Wake-Up priority 0(low) 1(high)

config PM_BFIN_WAKE_PG04
	bool "Allow Wake-Up from PG04(CAN0_RX)"
	depends on PM && BF60x
	default n
	help
	  Enable PG04(CAN0_RX) Wake-up

config PM_BFIN_WAKE_PG04_POL
	int "Wake-up priority"
	depends on PM_BFIN_WAKE_PG04
	default 0
	help
	  Wake-Up priority 0(low) 1(high)

config PM_BFIN_WAKE_PG13
	bool "Allow Wake-Up from PG13"
	depends on PM && BF60x
	default n
	help
	  Enable PG13 Wake-Up

config PM_BFIN_WAKE_PG13_POL
	int "Wake-up priority"
	depends on PM_BFIN_WAKE_PG13
	default 0
	help
	  Wake-Up priority 0(low) 1(high)

config PM_BFIN_WAKE_USB
	bool "Allow Wake-Up from (USB)"
	depends on PM && BF60x
	default n
	help
	  Enable (USB) Wake-up

config PM_BFIN_WAKE_USB_POL
	int "Wake-up priority"
	depends on PM_BFIN_WAKE_USB
	default 0
	help
	  Wake-Up priority 0(low) 1(high)

B
Bryan Wu 已提交
1430 1431 1432 1433 1434 1435
endmenu

menu "CPU Frequency scaling"

source "drivers/cpufreq/Kconfig"

1436 1437 1438 1439 1440 1441
config BFIN_CPU_FREQ
	bool
	depends on CPU_FREQ
	select CPU_FREQ_TABLE
	default y

1442 1443 1444 1445 1446 1447 1448
config CPU_VOLTAGE
	bool "CPU Voltage scaling"
	depends on CPU_FREQ
	default n
	help
	  Say Y here if you want CPU voltage scaling according to the CPU frequency.
	  This option violates the PLL BYPASS recommendation in the Blackfin Processor
1449
	  manuals. There is a theoretical risk that during VDDINT transitions
1450 1451
	  the PLL may unlock.

B
Bryan Wu 已提交
1452 1453 1454 1455 1456 1457
endmenu

source "net/Kconfig"

source "drivers/Kconfig"

1458 1459
source "drivers/firmware/Kconfig"

B
Bryan Wu 已提交
1460 1461
source "fs/Kconfig"

1462
source "arch/blackfin/Kconfig.debug"
B
Bryan Wu 已提交
1463 1464 1465 1466 1467 1468

source "security/Kconfig"

source "crypto/Kconfig"

source "lib/Kconfig"