intel_panel.c 20.4 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
/*
 * Copyright © 2006-2010 Intel Corporation
 * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * Authors:
 *	Eric Anholt <eric@anholt.net>
 *      Dave Airlie <airlied@linux.ie>
 *      Jesse Barnes <jesse.barnes@intel.com>
 *      Chris Wilson <chris@chris-wilson.co.uk>
 */

31 32
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

33
#include <linux/moduleparam.h>
34 35
#include "intel_drv.h"

36 37
#define PCI_LBPC 0xf4 /* legacy/combination backlight modes */

38
void
39
intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode,
40 41
		       struct drm_display_mode *adjusted_mode)
{
42
	drm_mode_copy(adjusted_mode, fixed_mode);
43 44

	drm_mode_set_crtcinfo(adjusted_mode, 0);
45 46 47 48
}

/* adjusted_mode has been preset to be the panel's fixed mode */
void
49 50 51
intel_pch_panel_fitting(struct intel_crtc *intel_crtc,
			struct intel_crtc_config *pipe_config,
			int fitting_mode)
52
{
53
	struct drm_display_mode *mode, *adjusted_mode;
54 55
	int x, y, width, height;

56 57 58
	mode = &pipe_config->requested_mode;
	adjusted_mode = &pipe_config->adjusted_mode;

59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
	x = y = width = height = 0;

	/* Native modes don't need fitting */
	if (adjusted_mode->hdisplay == mode->hdisplay &&
	    adjusted_mode->vdisplay == mode->vdisplay)
		goto done;

	switch (fitting_mode) {
	case DRM_MODE_SCALE_CENTER:
		width = mode->hdisplay;
		height = mode->vdisplay;
		x = (adjusted_mode->hdisplay - width + 1)/2;
		y = (adjusted_mode->vdisplay - height + 1)/2;
		break;

	case DRM_MODE_SCALE_ASPECT:
		/* Scale but preserve the aspect ratio */
		{
			u32 scaled_width = adjusted_mode->hdisplay * mode->vdisplay;
			u32 scaled_height = mode->hdisplay * adjusted_mode->vdisplay;
			if (scaled_width > scaled_height) { /* pillar */
				width = scaled_height / mode->vdisplay;
81
				if (width & 1)
82
					width++;
83 84 85 86 87
				x = (adjusted_mode->hdisplay - width + 1) / 2;
				y = 0;
				height = adjusted_mode->vdisplay;
			} else if (scaled_width < scaled_height) { /* letter */
				height = scaled_width / mode->hdisplay;
88 89
				if (height & 1)
				    height++;
90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105
				y = (adjusted_mode->vdisplay - height + 1) / 2;
				x = 0;
				width = adjusted_mode->hdisplay;
			} else {
				x = y = 0;
				width = adjusted_mode->hdisplay;
				height = adjusted_mode->vdisplay;
			}
		}
		break;

	case DRM_MODE_SCALE_FULLSCREEN:
		x = y = 0;
		width = adjusted_mode->hdisplay;
		height = adjusted_mode->vdisplay;
		break;
106 107 108 109

	default:
		WARN(1, "bad panel fit mode: %d\n", fitting_mode);
		return;
110 111 112
	}

done:
113 114
	pipe_config->pch_pfit.pos = (x << 16) | y;
	pipe_config->pch_pfit.size = (width << 16) | height;
115
}
116

117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279
static void
centre_horizontally(struct drm_display_mode *mode,
		    int width)
{
	u32 border, sync_pos, blank_width, sync_width;

	/* keep the hsync and hblank widths constant */
	sync_width = mode->crtc_hsync_end - mode->crtc_hsync_start;
	blank_width = mode->crtc_hblank_end - mode->crtc_hblank_start;
	sync_pos = (blank_width - sync_width + 1) / 2;

	border = (mode->hdisplay - width + 1) / 2;
	border += border & 1; /* make the border even */

	mode->crtc_hdisplay = width;
	mode->crtc_hblank_start = width + border;
	mode->crtc_hblank_end = mode->crtc_hblank_start + blank_width;

	mode->crtc_hsync_start = mode->crtc_hblank_start + sync_pos;
	mode->crtc_hsync_end = mode->crtc_hsync_start + sync_width;
}

static void
centre_vertically(struct drm_display_mode *mode,
		  int height)
{
	u32 border, sync_pos, blank_width, sync_width;

	/* keep the vsync and vblank widths constant */
	sync_width = mode->crtc_vsync_end - mode->crtc_vsync_start;
	blank_width = mode->crtc_vblank_end - mode->crtc_vblank_start;
	sync_pos = (blank_width - sync_width + 1) / 2;

	border = (mode->vdisplay - height + 1) / 2;

	mode->crtc_vdisplay = height;
	mode->crtc_vblank_start = height + border;
	mode->crtc_vblank_end = mode->crtc_vblank_start + blank_width;

	mode->crtc_vsync_start = mode->crtc_vblank_start + sync_pos;
	mode->crtc_vsync_end = mode->crtc_vsync_start + sync_width;
}

static inline u32 panel_fitter_scaling(u32 source, u32 target)
{
	/*
	 * Floating point operation is not supported. So the FACTOR
	 * is defined, which can avoid the floating point computation
	 * when calculating the panel ratio.
	 */
#define ACCURACY 12
#define FACTOR (1 << ACCURACY)
	u32 ratio = source * FACTOR / target;
	return (FACTOR * ratio + FACTOR/2) / FACTOR;
}

void intel_gmch_panel_fitting(struct intel_crtc *intel_crtc,
			      struct intel_crtc_config *pipe_config,
			      int fitting_mode)
{
	struct drm_device *dev = intel_crtc->base.dev;
	u32 pfit_control = 0, pfit_pgm_ratios = 0, border = 0;
	struct drm_display_mode *mode, *adjusted_mode;

	mode = &pipe_config->requested_mode;
	adjusted_mode = &pipe_config->adjusted_mode;

	/* Native modes don't need fitting */
	if (adjusted_mode->hdisplay == mode->hdisplay &&
	    adjusted_mode->vdisplay == mode->vdisplay)
		goto out;

	switch (fitting_mode) {
	case DRM_MODE_SCALE_CENTER:
		/*
		 * For centered modes, we have to calculate border widths &
		 * heights and modify the values programmed into the CRTC.
		 */
		centre_horizontally(adjusted_mode, mode->hdisplay);
		centre_vertically(adjusted_mode, mode->vdisplay);
		border = LVDS_BORDER_ENABLE;
		break;
	case DRM_MODE_SCALE_ASPECT:
		/* Scale but preserve the aspect ratio */
		if (INTEL_INFO(dev)->gen >= 4) {
			u32 scaled_width = adjusted_mode->hdisplay *
				mode->vdisplay;
			u32 scaled_height = mode->hdisplay *
				adjusted_mode->vdisplay;

			/* 965+ is easy, it does everything in hw */
			if (scaled_width > scaled_height)
				pfit_control |= PFIT_ENABLE |
					PFIT_SCALING_PILLAR;
			else if (scaled_width < scaled_height)
				pfit_control |= PFIT_ENABLE |
					PFIT_SCALING_LETTER;
			else if (adjusted_mode->hdisplay != mode->hdisplay)
				pfit_control |= PFIT_ENABLE | PFIT_SCALING_AUTO;
		} else {
			u32 scaled_width = adjusted_mode->hdisplay *
				mode->vdisplay;
			u32 scaled_height = mode->hdisplay *
				adjusted_mode->vdisplay;
			/*
			 * For earlier chips we have to calculate the scaling
			 * ratio by hand and program it into the
			 * PFIT_PGM_RATIO register
			 */
			if (scaled_width > scaled_height) { /* pillar */
				centre_horizontally(adjusted_mode,
						    scaled_height /
						    mode->vdisplay);

				border = LVDS_BORDER_ENABLE;
				if (mode->vdisplay != adjusted_mode->vdisplay) {
					u32 bits = panel_fitter_scaling(mode->vdisplay, adjusted_mode->vdisplay);
					pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT |
							    bits << PFIT_VERT_SCALE_SHIFT);
					pfit_control |= (PFIT_ENABLE |
							 VERT_INTERP_BILINEAR |
							 HORIZ_INTERP_BILINEAR);
				}
			} else if (scaled_width < scaled_height) { /* letter */
				centre_vertically(adjusted_mode,
						  scaled_width /
						  mode->hdisplay);

				border = LVDS_BORDER_ENABLE;
				if (mode->hdisplay != adjusted_mode->hdisplay) {
					u32 bits = panel_fitter_scaling(mode->hdisplay, adjusted_mode->hdisplay);
					pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT |
							    bits << PFIT_VERT_SCALE_SHIFT);
					pfit_control |= (PFIT_ENABLE |
							 VERT_INTERP_BILINEAR |
							 HORIZ_INTERP_BILINEAR);
				}
			} else {
				/* Aspects match, Let hw scale both directions */
				pfit_control |= (PFIT_ENABLE |
						 VERT_AUTO_SCALE | HORIZ_AUTO_SCALE |
						 VERT_INTERP_BILINEAR |
						 HORIZ_INTERP_BILINEAR);
			}
		}
		break;
	case DRM_MODE_SCALE_FULLSCREEN:
		/*
		 * Full scaling, even if it changes the aspect ratio.
		 * Fortunately this is all done for us in hw.
		 */
		if (mode->vdisplay != adjusted_mode->vdisplay ||
		    mode->hdisplay != adjusted_mode->hdisplay) {
			pfit_control |= PFIT_ENABLE;
			if (INTEL_INFO(dev)->gen >= 4)
				pfit_control |= PFIT_SCALING_AUTO;
			else
				pfit_control |= (VERT_AUTO_SCALE |
						 VERT_INTERP_BILINEAR |
						 HORIZ_AUTO_SCALE |
						 HORIZ_INTERP_BILINEAR);
		}
		break;
280 281 282
	default:
		WARN(1, "bad panel fit mode: %d\n", fitting_mode);
		return;
283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300
	}

	/* 965+ wants fuzzy fitting */
	/* FIXME: handle multiple panels by failing gracefully */
	if (INTEL_INFO(dev)->gen >= 4)
		pfit_control |= ((intel_crtc->pipe << PFIT_PIPE_SHIFT) |
				 PFIT_FILTER_FUZZY);

out:
	if ((pfit_control & PFIT_ENABLE) == 0) {
		pfit_control = 0;
		pfit_pgm_ratios = 0;
	}

	/* Make sure pre-965 set dither correctly for 18bpp panels. */
	if (INTEL_INFO(dev)->gen < 4 && pipe_config->pipe_bpp == 18)
		pfit_control |= PANEL_8TO6_DITHER_ENABLE;

301 302
	pipe_config->gmch_pfit.control = pfit_control;
	pipe_config->gmch_pfit.pgm_ratios = pfit_pgm_ratios;
303
	pipe_config->gmch_pfit.lvds_border_bits = border;
304 305
}

306 307 308 309 310 311 312 313 314 315 316 317 318
static int is_backlight_combination_mode(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (INTEL_INFO(dev)->gen >= 4)
		return I915_READ(BLC_PWM_CTL2) & BLM_COMBINATION_MODE;

	if (IS_GEN2(dev))
		return I915_READ(BLC_PWM_CTL) & BLM_LEGACY_MODE;

	return 0;
}

319 320 321
/* XXX: query mode clock or hardware clock and program max PWM appropriately
 * when it's 0.
 */
322
static u32 i915_read_blc_pwm_ctl(struct drm_device *dev)
323
{
324
	struct drm_i915_private *dev_priv = dev->dev_private;
325 326
	u32 val;

327
	WARN_ON_SMP(!spin_is_locked(&dev_priv->backlight.lock));
328

329 330 331 332
	/* Restore the CTL value if it lost, e.g. GPU reset */

	if (HAS_PCH_SPLIT(dev_priv->dev)) {
		val = I915_READ(BLC_PWM_PCH_CTL2);
333 334
		if (dev_priv->regfile.saveBLC_PWM_CTL2 == 0) {
			dev_priv->regfile.saveBLC_PWM_CTL2 = val;
335
		} else if (val == 0) {
336
			val = dev_priv->regfile.saveBLC_PWM_CTL2;
337
			I915_WRITE(BLC_PWM_PCH_CTL2, val);
338 339 340
		}
	} else {
		val = I915_READ(BLC_PWM_CTL);
341 342
		if (dev_priv->regfile.saveBLC_PWM_CTL == 0) {
			dev_priv->regfile.saveBLC_PWM_CTL = val;
343 344 345
			if (INTEL_INFO(dev)->gen >= 4)
				dev_priv->regfile.saveBLC_PWM_CTL2 =
					I915_READ(BLC_PWM_CTL2);
346
		} else if (val == 0) {
347
			val = dev_priv->regfile.saveBLC_PWM_CTL;
348 349 350 351
			I915_WRITE(BLC_PWM_CTL, val);
			if (INTEL_INFO(dev)->gen >= 4)
				I915_WRITE(BLC_PWM_CTL2,
					   dev_priv->regfile.saveBLC_PWM_CTL2);
352 353 354 355 356 357
		}
	}

	return val;
}

358
static u32 intel_panel_get_max_backlight(struct drm_device *dev)
359 360 361
{
	u32 max;

362
	max = i915_read_blc_pwm_ctl(dev);
363

364
	if (HAS_PCH_SPLIT(dev)) {
365
		max >>= 16;
366
	} else {
367
		if (INTEL_INFO(dev)->gen < 4)
368
			max >>= 17;
369
		else
370
			max >>= 16;
371 372 373

		if (is_backlight_combination_mode(dev))
			max *= 0xff;
374 375 376
	}

	DRM_DEBUG_DRIVER("max backlight PWM = %d\n", max);
377

378 379 380
	return max;
}

381 382 383
static int i915_panel_invert_brightness;
MODULE_PARM_DESC(invert_brightness, "Invert backlight brightness "
	"(-1 force normal, 0 machine defaults, 1 force inversion), please "
384 385 386
	"report PCI device ID, subsystem vendor and subsystem device ID "
	"to dri-devel@lists.freedesktop.org, if your machine needs it. "
	"It will then be included in an upcoming module version.");
387
module_param_named(invert_brightness, i915_panel_invert_brightness, int, 0600);
388 389
static u32 intel_panel_compute_brightness(struct drm_device *dev, u32 val)
{
390 391 392 393 394 395
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (i915_panel_invert_brightness < 0)
		return val;

	if (i915_panel_invert_brightness > 0 ||
396 397 398 399 400
	    dev_priv->quirks & QUIRK_INVERT_BRIGHTNESS) {
		u32 max = intel_panel_get_max_backlight(dev);
		if (max)
			return max - val;
	}
401 402 403 404

	return val;
}

405
static u32 intel_panel_get_backlight(struct drm_device *dev)
406 407 408
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 val;
409 410 411
	unsigned long flags;

	spin_lock_irqsave(&dev_priv->backlight.lock, flags);
412 413 414 415 416

	if (HAS_PCH_SPLIT(dev)) {
		val = I915_READ(BLC_PWM_CPU_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
	} else {
		val = I915_READ(BLC_PWM_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
417
		if (INTEL_INFO(dev)->gen < 4)
418
			val >>= 1;
419

420
		if (is_backlight_combination_mode(dev)) {
421 422 423 424 425
			u8 lbpc;

			pci_read_config_byte(dev->pdev, PCI_LBPC, &lbpc);
			val *= lbpc;
		}
426 427
	}

428
	val = intel_panel_compute_brightness(dev, val);
429 430 431

	spin_unlock_irqrestore(&dev_priv->backlight.lock, flags);

432 433 434 435 436 437 438 439 440 441 442
	DRM_DEBUG_DRIVER("get backlight PWM = %d\n", val);
	return val;
}

static void intel_pch_panel_set_backlight(struct drm_device *dev, u32 level)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 val = I915_READ(BLC_PWM_CPU_CTL) & ~BACKLIGHT_DUTY_CYCLE_MASK;
	I915_WRITE(BLC_PWM_CPU_CTL, val | level);
}

443
static void intel_panel_actually_set_backlight(struct drm_device *dev, u32 level)
444 445 446 447 448
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	u32 tmp;

	DRM_DEBUG_DRIVER("set backlight PWM = %d\n", level);
449
	level = intel_panel_compute_brightness(dev, level);
450 451 452

	if (HAS_PCH_SPLIT(dev))
		return intel_pch_panel_set_backlight(dev, level);
453

454
	if (is_backlight_combination_mode(dev)) {
455 456 457
		u32 max = intel_panel_get_max_backlight(dev);
		u8 lbpc;

458 459 460 461
		/* we're screwed, but keep behaviour backwards compatible */
		if (!max)
			max = 1;

462 463 464 465 466
		lbpc = level * 0xfe / max + 1;
		level /= lbpc;
		pci_write_config_byte(dev->pdev, PCI_LBPC, lbpc);
	}

467
	tmp = I915_READ(BLC_PWM_CTL);
468
	if (INTEL_INFO(dev)->gen < 4)
469
		level <<= 1;
470
	tmp &= ~BACKLIGHT_DUTY_CYCLE_MASK;
471 472
	I915_WRITE(BLC_PWM_CTL, tmp | level);
}
473

474 475
/* set backlight brightness to level in range [0..max] */
void intel_panel_set_backlight(struct drm_device *dev, u32 level, u32 max)
476 477
{
	struct drm_i915_private *dev_priv = dev->dev_private;
478
	u32 freq;
479 480 481
	unsigned long flags;

	spin_lock_irqsave(&dev_priv->backlight.lock, flags);
482 483 484 485

	freq = intel_panel_get_max_backlight(dev);
	if (!freq) {
		/* we are screwed, bail out */
486
		goto out;
487 488
	}

489 490 491 492 493
	/* scale to hardware, but be careful to not overflow */
	if (freq < max)
		level = level * freq / max;
	else
		level = freq / max * level;
494

495 496 497
	dev_priv->backlight.level = level;
	if (dev_priv->backlight.device)
		dev_priv->backlight.device->props.brightness = level;
498

499
	if (dev_priv->backlight.enabled)
500
		intel_panel_actually_set_backlight(dev, level);
501 502
out:
	spin_unlock_irqrestore(&dev_priv->backlight.lock, flags);
503 504 505 506 507
}

void intel_panel_disable_backlight(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
508 509
	unsigned long flags;

510 511 512 513 514 515 516 517 518 519 520
	/*
	 * Do not disable backlight on the vgaswitcheroo path. When switching
	 * away from i915, the other client may depend on i915 to handle the
	 * backlight. This will leave the backlight on unnecessarily when
	 * another client is not activated.
	 */
	if (dev->switch_power_state == DRM_SWITCH_POWER_CHANGING) {
		DRM_DEBUG_DRIVER("Skipping backlight disable on vga switch\n");
		return;
	}

521
	spin_lock_irqsave(&dev_priv->backlight.lock, flags);
522

523
	dev_priv->backlight.enabled = false;
524
	intel_panel_actually_set_backlight(dev, 0);
525 526

	if (INTEL_INFO(dev)->gen >= 4) {
527
		uint32_t reg, tmp;
528 529 530 531

		reg = HAS_PCH_SPLIT(dev) ? BLC_PWM_CPU_CTL2 : BLC_PWM_CTL2;

		I915_WRITE(reg, I915_READ(reg) & ~BLM_PWM_ENABLE);
532 533 534 535 536 537

		if (HAS_PCH_SPLIT(dev)) {
			tmp = I915_READ(BLC_PWM_PCH_CTL1);
			tmp &= ~BLM_PCH_PWM_ENABLE;
			I915_WRITE(BLC_PWM_PCH_CTL1, tmp);
		}
538
	}
539 540

	spin_unlock_irqrestore(&dev_priv->backlight.lock, flags);
541 542
}

543 544
void intel_panel_enable_backlight(struct drm_device *dev,
				  enum pipe pipe)
545 546
{
	struct drm_i915_private *dev_priv = dev->dev_private;
547 548
	enum transcoder cpu_transcoder =
		intel_pipe_to_cpu_transcoder(dev_priv, pipe);
549 550 551
	unsigned long flags;

	spin_lock_irqsave(&dev_priv->backlight.lock, flags);
552

553 554 555 556 557
	if (dev_priv->backlight.level == 0) {
		dev_priv->backlight.level = intel_panel_get_max_backlight(dev);
		if (dev_priv->backlight.device)
			dev_priv->backlight.device->props.brightness =
				dev_priv->backlight.level;
558
	}
559

560 561 562 563 564 565 566 567 568 569 570 571
	if (INTEL_INFO(dev)->gen >= 4) {
		uint32_t reg, tmp;

		reg = HAS_PCH_SPLIT(dev) ? BLC_PWM_CPU_CTL2 : BLC_PWM_CTL2;


		tmp = I915_READ(reg);

		/* Note that this can also get called through dpms changes. And
		 * we don't track the backlight dpms state, hence check whether
		 * we have to do anything first. */
		if (tmp & BLM_PWM_ENABLE)
572
			goto set_level;
573

574
		if (INTEL_INFO(dev)->num_pipes == 3)
575 576 577 578
			tmp &= ~BLM_PIPE_SELECT_IVB;
		else
			tmp &= ~BLM_PIPE_SELECT;

579 580 581 582
		if (cpu_transcoder == TRANSCODER_EDP)
			tmp |= BLM_TRANSCODER_EDP;
		else
			tmp |= BLM_PIPE(cpu_transcoder);
583 584 585 586 587
		tmp &= ~BLM_PWM_ENABLE;

		I915_WRITE(reg, tmp);
		POSTING_READ(reg);
		I915_WRITE(reg, tmp | BLM_PWM_ENABLE);
588

589 590
		if (HAS_PCH_SPLIT(dev) &&
		    !(dev_priv->quirks & QUIRK_NO_PCH_PWM_ENABLE)) {
591 592 593 594 595
			tmp = I915_READ(BLC_PWM_PCH_CTL1);
			tmp |= BLM_PCH_PWM_ENABLE;
			tmp &= ~BLM_PCH_OVERRIDE_ENABLE;
			I915_WRITE(BLC_PWM_PCH_CTL1, tmp);
		}
596
	}
597 598

set_level:
599 600 601
	/* Call below after setting BLC_PWM_CPU_CTL2 and BLC_PWM_PCH_CTL1.
	 * BLC_PWM_CPU_CTL may be cleared to zero automatically when these
	 * registers are set.
602
	 */
603 604
	dev_priv->backlight.enabled = true;
	intel_panel_actually_set_backlight(dev, dev_priv->backlight.level);
605 606

	spin_unlock_irqrestore(&dev_priv->backlight.lock, flags);
607 608
}

609
static void intel_panel_init_backlight(struct drm_device *dev)
610 611 612
{
	struct drm_i915_private *dev_priv = dev->dev_private;

613 614
	dev_priv->backlight.level = intel_panel_get_backlight(dev);
	dev_priv->backlight.enabled = dev_priv->backlight.level != 0;
615
}
616 617 618 619 620 621 622

enum drm_connector_status
intel_panel_detect(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;

	/* Assume that the BIOS does not lie through the OpRegion... */
623
	if (!i915_panel_ignore_lid && dev_priv->opregion.lid_state) {
624 625 626
		return ioread32(dev_priv->opregion.lid_state) & 0x1 ?
			connector_status_connected :
			connector_status_disconnected;
627
	}
628

629 630 631 632 633 634 635 636
	switch (i915_panel_ignore_lid) {
	case -2:
		return connector_status_connected;
	case -1:
		return connector_status_disconnected;
	default:
		return connector_status_unknown;
	}
637
}
638 639 640 641 642

#ifdef CONFIG_BACKLIGHT_CLASS_DEVICE
static int intel_panel_update_status(struct backlight_device *bd)
{
	struct drm_device *dev = bl_get_data(bd);
643 644
	intel_panel_set_backlight(dev, bd->props.brightness,
				  bd->props.max_brightness);
645 646 647 648 649 650
	return 0;
}

static int intel_panel_get_brightness(struct backlight_device *bd)
{
	struct drm_device *dev = bl_get_data(bd);
651
	return intel_panel_get_backlight(dev);
652 653 654 655 656 657 658
}

static const struct backlight_ops intel_panel_bl_ops = {
	.update_status = intel_panel_update_status,
	.get_brightness = intel_panel_get_brightness,
};

659
int intel_panel_setup_backlight(struct drm_connector *connector)
660
{
661
	struct drm_device *dev = connector->dev;
662 663
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct backlight_properties props;
664
	unsigned long flags;
665 666 667

	intel_panel_init_backlight(dev);

668 669 670
	if (WARN_ON(dev_priv->backlight.device))
		return -ENODEV;

671
	memset(&props, 0, sizeof(props));
672
	props.type = BACKLIGHT_RAW;
673
	props.brightness = dev_priv->backlight.level;
674 675

	spin_lock_irqsave(&dev_priv->backlight.lock, flags);
676
	props.max_brightness = intel_panel_get_max_backlight(dev);
677 678
	spin_unlock_irqrestore(&dev_priv->backlight.lock, flags);

679
	if (props.max_brightness == 0) {
680
		DRM_DEBUG_DRIVER("Failed to get maximum backlight value\n");
681 682
		return -ENODEV;
	}
683
	dev_priv->backlight.device =
684 685 686 687
		backlight_device_register("intel_backlight",
					  &connector->kdev, dev,
					  &intel_panel_bl_ops, &props);

688
	if (IS_ERR(dev_priv->backlight.device)) {
689
		DRM_ERROR("Failed to register backlight: %ld\n",
690 691
			  PTR_ERR(dev_priv->backlight.device));
		dev_priv->backlight.device = NULL;
692 693 694 695 696 697 698 699
		return -ENODEV;
	}
	return 0;
}

void intel_panel_destroy_backlight(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
700
	if (dev_priv->backlight.device) {
701
		backlight_device_unregister(dev_priv->backlight.device);
702 703
		dev_priv->backlight.device = NULL;
	}
704 705
}
#else
706
int intel_panel_setup_backlight(struct drm_connector *connector)
707
{
708
	intel_panel_init_backlight(connector->dev);
709 710 711 712 713 714 715 716
	return 0;
}

void intel_panel_destroy_backlight(struct drm_device *dev)
{
	return;
}
#endif
717

718 719
int intel_panel_init(struct intel_panel *panel,
		     struct drm_display_mode *fixed_mode)
720
{
721 722
	panel->fixed_mode = fixed_mode;

723 724 725 726 727
	return 0;
}

void intel_panel_fini(struct intel_panel *panel)
{
728 729 730 731 732
	struct intel_connector *intel_connector =
		container_of(panel, struct intel_connector, panel);

	if (panel->fixed_mode)
		drm_mode_destroy(intel_connector->base.dev, panel->fixed_mode);
733
}