gpio.c 10.2 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
/*
 * Generic GPIO driver for logic cells found in the Nomadik SoC
 *
 * Copyright (C) 2008,2009 STMicroelectronics
 * Copyright (C) 2009 Alessandro Rubini <rubini@unipv.it>
 *   Rewritten based on work by Prafulla WADASKAR <prafulla.wadaskar@st.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/init.h>
#include <linux/device.h>
16
#include <linux/platform_device.h>
17
#include <linux/io.h>
18 19
#include <linux/clk.h>
#include <linux/err.h>
20 21 22 23
#include <linux/gpio.h>
#include <linux/spinlock.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
24
#include <linux/slab.h>
25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

#include <mach/hardware.h>
#include <mach/gpio.h>

/*
 * The GPIO module in the Nomadik family of Systems-on-Chip is an
 * AMBA device, managing 32 pins and alternate functions.  The logic block
 * is currently only used in the Nomadik.
 *
 * Symbols in this file are called "nmk_gpio" for "nomadik gpio"
 */

#define NMK_GPIO_PER_CHIP 32
struct nmk_gpio_chip {
	struct gpio_chip chip;
	void __iomem *addr;
41
	struct clk *clk;
42
	unsigned int parent_irq;
43
	spinlock_t lock;
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113
	/* Keep track of configured edges */
	u32 edge_rising;
	u32 edge_falling;
};

/* Mode functions */
int nmk_gpio_set_mode(int gpio, int gpio_mode)
{
	struct nmk_gpio_chip *nmk_chip;
	unsigned long flags;
	u32 afunc, bfunc, bit;

	nmk_chip = get_irq_chip_data(NOMADIK_GPIO_TO_IRQ(gpio));
	if (!nmk_chip)
		return -EINVAL;

	bit = 1 << (gpio - nmk_chip->chip.base);

	spin_lock_irqsave(&nmk_chip->lock, flags);
	afunc = readl(nmk_chip->addr + NMK_GPIO_AFSLA) & ~bit;
	bfunc = readl(nmk_chip->addr + NMK_GPIO_AFSLB) & ~bit;
	if (gpio_mode & NMK_GPIO_ALT_A)
		afunc |= bit;
	if (gpio_mode & NMK_GPIO_ALT_B)
		bfunc |= bit;
	writel(afunc, nmk_chip->addr + NMK_GPIO_AFSLA);
	writel(bfunc, nmk_chip->addr + NMK_GPIO_AFSLB);
	spin_unlock_irqrestore(&nmk_chip->lock, flags);

	return 0;
}
EXPORT_SYMBOL(nmk_gpio_set_mode);

int nmk_gpio_get_mode(int gpio)
{
	struct nmk_gpio_chip *nmk_chip;
	u32 afunc, bfunc, bit;

	nmk_chip = get_irq_chip_data(NOMADIK_GPIO_TO_IRQ(gpio));
	if (!nmk_chip)
		return -EINVAL;

	bit = 1 << (gpio - nmk_chip->chip.base);

	afunc = readl(nmk_chip->addr + NMK_GPIO_AFSLA) & bit;
	bfunc = readl(nmk_chip->addr + NMK_GPIO_AFSLB) & bit;

	return (afunc ? NMK_GPIO_ALT_A : 0) | (bfunc ? NMK_GPIO_ALT_B : 0);
}
EXPORT_SYMBOL(nmk_gpio_get_mode);


/* IRQ functions */
static inline int nmk_gpio_get_bitmask(int gpio)
{
	return 1 << (gpio % 32);
}

static void nmk_gpio_irq_ack(unsigned int irq)
{
	int gpio;
	struct nmk_gpio_chip *nmk_chip;

	gpio = NOMADIK_IRQ_TO_GPIO(irq);
	nmk_chip = get_irq_chip_data(irq);
	if (!nmk_chip)
		return;
	writel(nmk_gpio_get_bitmask(gpio), nmk_chip->addr + NMK_GPIO_IC);
}

114 115
static void __nmk_gpio_irq_modify(struct nmk_gpio_chip *nmk_chip,
				  int gpio, bool enable)
116
{
117 118
	u32 bitmask = nmk_gpio_get_bitmask(gpio);
	u32 reg;
119

120
	/* we must individually set/clear the two edges */
121
	if (nmk_chip->edge_rising & bitmask) {
122
		reg = readl(nmk_chip->addr + NMK_GPIO_RIMSC);
123 124 125 126
		if (enable)
			reg |= bitmask;
		else
			reg &= ~bitmask;
127
		writel(reg, nmk_chip->addr + NMK_GPIO_RIMSC);
128 129
	}
	if (nmk_chip->edge_falling & bitmask) {
130
		reg = readl(nmk_chip->addr + NMK_GPIO_FIMSC);
131 132 133 134
		if (enable)
			reg |= bitmask;
		else
			reg &= ~bitmask;
135
		writel(reg, nmk_chip->addr + NMK_GPIO_FIMSC);
136
	}
137
}
138

139
static void nmk_gpio_irq_modify(unsigned int irq, bool enable)
140 141 142 143
{
	int gpio;
	struct nmk_gpio_chip *nmk_chip;
	unsigned long flags;
144
	u32 bitmask;
145 146 147 148 149 150 151 152

	gpio = NOMADIK_IRQ_TO_GPIO(irq);
	nmk_chip = get_irq_chip_data(irq);
	bitmask = nmk_gpio_get_bitmask(gpio);
	if (!nmk_chip)
		return;

	spin_lock_irqsave(&nmk_chip->lock, flags);
153
	__nmk_gpio_irq_modify(nmk_chip, gpio, enable);
154 155 156
	spin_unlock_irqrestore(&nmk_chip->lock, flags);
}

157 158 159 160 161 162 163 164 165 166
static void nmk_gpio_irq_mask(unsigned int irq)
{
	nmk_gpio_irq_modify(irq, false);
};

static void nmk_gpio_irq_unmask(unsigned int irq)
{
	nmk_gpio_irq_modify(irq, true);
}

167 168
static int nmk_gpio_irq_set_type(unsigned int irq, unsigned int type)
{
169
	bool enabled = !(irq_to_desc(irq)->status & IRQ_DISABLED);
170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187
	int gpio;
	struct nmk_gpio_chip *nmk_chip;
	unsigned long flags;
	u32 bitmask;

	gpio = NOMADIK_IRQ_TO_GPIO(irq);
	nmk_chip = get_irq_chip_data(irq);
	bitmask = nmk_gpio_get_bitmask(gpio);
	if (!nmk_chip)
		return -EINVAL;

	if (type & IRQ_TYPE_LEVEL_HIGH)
		return -EINVAL;
	if (type & IRQ_TYPE_LEVEL_LOW)
		return -EINVAL;

	spin_lock_irqsave(&nmk_chip->lock, flags);

188 189 190
	if (enabled)
		__nmk_gpio_irq_modify(nmk_chip, gpio, false);

191 192 193 194 195 196 197 198
	nmk_chip->edge_rising &= ~bitmask;
	if (type & IRQ_TYPE_EDGE_RISING)
		nmk_chip->edge_rising |= bitmask;

	nmk_chip->edge_falling &= ~bitmask;
	if (type & IRQ_TYPE_EDGE_FALLING)
		nmk_chip->edge_falling |= bitmask;

199 200
	if (enabled)
		__nmk_gpio_irq_modify(nmk_chip, gpio, true);
201

202
	spin_unlock_irqrestore(&nmk_chip->lock, flags);
203 204 205 206 207 208 209 210 211 212 213 214 215 216 217

	return 0;
}

static struct irq_chip nmk_gpio_irq_chip = {
	.name		= "Nomadik-GPIO",
	.ack		= nmk_gpio_irq_ack,
	.mask		= nmk_gpio_irq_mask,
	.unmask		= nmk_gpio_irq_unmask,
	.set_type	= nmk_gpio_irq_set_type,
};

static void nmk_gpio_irq_handler(unsigned int irq, struct irq_desc *desc)
{
	struct nmk_gpio_chip *nmk_chip;
218
	struct irq_chip *host_chip = get_irq_chip(irq);
219 220 221 222
	unsigned int gpio_irq;
	u32 pending;
	unsigned int first_irq;

223 224 225 226 227 228 229 230
	if (host_chip->mask_ack)
		host_chip->mask_ack(irq);
	else {
		host_chip->mask(irq);
		if (host_chip->ack)
			host_chip->ack(irq);
	}

231 232 233 234 235 236
	nmk_chip = get_irq_data(irq);
	first_irq = NOMADIK_GPIO_TO_IRQ(nmk_chip->chip.base);
	while ( (pending = readl(nmk_chip->addr + NMK_GPIO_IS)) ) {
		gpio_irq = first_irq + __ffs(pending);
		generic_handle_irq(gpio_irq);
	}
237 238

	host_chip->unmask(irq);
239 240 241 242 243 244 245 246 247 248 249 250 251
}

static int nmk_gpio_init_irq(struct nmk_gpio_chip *nmk_chip)
{
	unsigned int first_irq;
	int i;

	first_irq = NOMADIK_GPIO_TO_IRQ(nmk_chip->chip.base);
	for (i = first_irq; i < first_irq + NMK_GPIO_PER_CHIP; i++) {
		set_irq_chip(i, &nmk_gpio_irq_chip);
		set_irq_handler(i, handle_edge_irq);
		set_irq_flags(i, IRQF_VALID);
		set_irq_chip_data(i, nmk_chip);
252
		set_irq_type(i, IRQ_TYPE_EDGE_FALLING);
253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290
	}
	set_irq_chained_handler(nmk_chip->parent_irq, nmk_gpio_irq_handler);
	set_irq_data(nmk_chip->parent_irq, nmk_chip);
	return 0;
}

/* I/O Functions */
static int nmk_gpio_make_input(struct gpio_chip *chip, unsigned offset)
{
	struct nmk_gpio_chip *nmk_chip =
		container_of(chip, struct nmk_gpio_chip, chip);

	writel(1 << offset, nmk_chip->addr + NMK_GPIO_DIRC);
	return 0;
}

static int nmk_gpio_get_input(struct gpio_chip *chip, unsigned offset)
{
	struct nmk_gpio_chip *nmk_chip =
		container_of(chip, struct nmk_gpio_chip, chip);
	u32 bit = 1 << offset;

	return (readl(nmk_chip->addr + NMK_GPIO_DAT) & bit) != 0;
}

static void nmk_gpio_set_output(struct gpio_chip *chip, unsigned offset,
				int val)
{
	struct nmk_gpio_chip *nmk_chip =
		container_of(chip, struct nmk_gpio_chip, chip);
	u32 bit = 1 << offset;

	if (val)
		writel(bit, nmk_chip->addr + NMK_GPIO_DATS);
	else
		writel(bit, nmk_chip->addr + NMK_GPIO_DATC);
}

291 292 293 294 295 296 297 298 299 300 301 302
static int nmk_gpio_make_output(struct gpio_chip *chip, unsigned offset,
				int val)
{
	struct nmk_gpio_chip *nmk_chip =
		container_of(chip, struct nmk_gpio_chip, chip);

	writel(1 << offset, nmk_chip->addr + NMK_GPIO_DIRS);
	nmk_gpio_set_output(chip, offset, val);

	return 0;
}

303 304 305 306 307 308 309 310 311 312
/* This structure is replicated for each GPIO block allocated at probe time */
static struct gpio_chip nmk_gpio_template = {
	.direction_input	= nmk_gpio_make_input,
	.get			= nmk_gpio_get_input,
	.direction_output	= nmk_gpio_make_output,
	.set			= nmk_gpio_set_output,
	.ngpio			= NMK_GPIO_PER_CHIP,
	.can_sleep		= 0,
};

313
static int __init nmk_gpio_probe(struct platform_device *dev)
314
{
315
	struct nmk_gpio_platform_data *pdata = dev->dev.platform_data;
316 317
	struct nmk_gpio_chip *nmk_chip;
	struct gpio_chip *chip;
318
	struct resource *res;
319
	struct clk *clk;
320
	int irq;
321 322
	int ret;

323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342
	if (!pdata)
		return -ENODEV;

	res = platform_get_resource(dev, IORESOURCE_MEM, 0);
	if (!res) {
		ret = -ENOENT;
		goto out;
	}

	irq = platform_get_irq(dev, 0);
	if (irq < 0) {
		ret = irq;
		goto out;
	}

	if (request_mem_region(res->start, resource_size(res),
			       dev_name(&dev->dev)) == NULL) {
		ret = -EBUSY;
		goto out;
	}
343

344 345 346 347 348 349 350 351
	clk = clk_get(&dev->dev, NULL);
	if (IS_ERR(clk)) {
		ret = PTR_ERR(clk);
		goto out_release;
	}

	clk_enable(clk);

352 353 354
	nmk_chip = kzalloc(sizeof(*nmk_chip), GFP_KERNEL);
	if (!nmk_chip) {
		ret = -ENOMEM;
355
		goto out_clk;
356 357 358 359 360
	}
	/*
	 * The virt address in nmk_chip->addr is in the nomadik register space,
	 * so we can simply convert the resource address, without remapping
	 */
361
	nmk_chip->clk = clk;
362
	nmk_chip->addr = io_p2v(res->start);
363
	nmk_chip->chip = nmk_gpio_template;
364
	nmk_chip->parent_irq = irq;
365
	spin_lock_init(&nmk_chip->lock);
366 367 368 369 370 371 372 373 374 375 376

	chip = &nmk_chip->chip;
	chip->base = pdata->first_gpio;
	chip->label = pdata->name;
	chip->dev = &dev->dev;
	chip->owner = THIS_MODULE;

	ret = gpiochip_add(&nmk_chip->chip);
	if (ret)
		goto out_free;

377
	platform_set_drvdata(dev, nmk_chip);
378 379 380 381 382 383 384

	nmk_gpio_init_irq(nmk_chip);

	dev_info(&dev->dev, "Bits %i-%i at address %p\n",
		 nmk_chip->chip.base, nmk_chip->chip.base+31, nmk_chip->addr);
	return 0;

385
out_free:
386
	kfree(nmk_chip);
387 388 389
out_clk:
	clk_disable(clk);
	clk_put(clk);
390 391 392
out_release:
	release_mem_region(res->start, resource_size(res));
out:
393 394 395 396 397
	dev_err(&dev->dev, "Failure %i for GPIO %i-%i\n", ret,
		  pdata->first_gpio, pdata->first_gpio+31);
	return ret;
}

398
static int __exit nmk_gpio_remove(struct platform_device *dev)
399 400
{
	struct nmk_gpio_chip *nmk_chip;
401 402 403
	struct resource *res;

	res = platform_get_resource(dev, IORESOURCE_MEM, 0);
404

405
	nmk_chip = platform_get_drvdata(dev);
406
	gpiochip_remove(&nmk_chip->chip);
407 408
	clk_disable(nmk_chip->clk);
	clk_put(nmk_chip->clk);
409
	kfree(nmk_chip);
410
	release_mem_region(res->start, resource_size(res));
411 412 413 414
	return 0;
}


415 416
static struct platform_driver nmk_gpio_driver = {
	.driver = {
417 418 419 420
		.owner = THIS_MODULE,
		.name = "gpio",
		},
	.probe = nmk_gpio_probe,
421
	.remove = __exit_p(nmk_gpio_remove),
422 423 424 425 426 427
	.suspend = NULL, /* to be done */
	.resume = NULL,
};

static int __init nmk_gpio_init(void)
{
428
	return platform_driver_register(&nmk_gpio_driver);
429 430 431 432 433 434 435 436 437
}

arch_initcall(nmk_gpio_init);

MODULE_AUTHOR("Prafulla WADASKAR and Alessandro Rubini");
MODULE_DESCRIPTION("Nomadik GPIO Driver");
MODULE_LICENSE("GPL");