ata_piix.c 36.8 KB
Newer Older
L
Linus Torvalds 已提交
1
/*
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
 *    ata_piix.c - Intel PATA/SATA controllers
 *
 *    Maintained by:  Jeff Garzik <jgarzik@pobox.com>
 *    		    Please ALWAYS copy linux-ide@vger.kernel.org
 *		    on emails.
 *
 *
 *	Copyright 2003-2005 Red Hat Inc
 *	Copyright 2003-2005 Jeff Garzik
 *
 *
 *	Copyright header from piix.c:
 *
 *  Copyright (C) 1998-1999 Andrzej Krzysztofowicz, Author and Maintainer
 *  Copyright (C) 1998-2000 Andre Hedrick <andre@linux-ide.org>
 *  Copyright (C) 2003 Red Hat Inc <alan@redhat.com>
 *
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2, or (at your option)
 *  any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; see the file COPYING.  If not, write to
 *  the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
 *
 *
 *  libata documentation is available via 'make {ps|pdf}docs',
 *  as Documentation/DocBook/libata.*
 *
 *  Hardware documentation available at http://developer.intel.com/
 *
A
Alan Cox 已提交
40 41 42
 * Documentation
 *	Publically available from Intel web site. Errata documentation
 * is also publically available. As an aide to anyone hacking on this
43
 * driver the list of errata that are relevant is below, going back to
A
Alan Cox 已提交
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82
 * PIIX4. Older device documentation is now a bit tricky to find.
 *
 * The chipsets all follow very much the same design. The orginal Triton
 * series chipsets do _not_ support independant device timings, but this
 * is fixed in Triton II. With the odd mobile exception the chips then
 * change little except in gaining more modes until SATA arrives. This
 * driver supports only the chips with independant timing (that is those
 * with SITRE and the 0x44 timing register). See pata_oldpiix and pata_mpiix
 * for the early chip drivers.
 *
 * Errata of note:
 *
 * Unfixable
 *	PIIX4    errata #9	- Only on ultra obscure hw
 *	ICH3	 errata #13     - Not observed to affect real hw
 *				  by Intel
 *
 * Things we must deal with
 *	PIIX4	errata #10	- BM IDE hang with non UDMA
 *				  (must stop/start dma to recover)
 *	440MX   errata #15	- As PIIX4 errata #10
 *	PIIX4	errata #15	- Must not read control registers
 * 				  during a PIO transfer
 *	440MX   errata #13	- As PIIX4 errata #15
 *	ICH2	errata #21	- DMA mode 0 doesn't work right
 *	ICH0/1  errata #55	- As ICH2 errata #21
 *	ICH2	spec c #9	- Extra operations needed to handle
 *				  drive hotswap [NOT YET SUPPORTED]
 *	ICH2    spec c #20	- IDE PRD must not cross a 64K boundary
 *				  and must be dword aligned
 *	ICH2    spec c #24	- UDMA mode 4,5 t85/86 should be 6ns not 3.3
 *
 * Should have been BIOS fixed:
 *	450NX:	errata #19	- DMA hangs on old 450NX
 *	450NX:  errata #20	- DMA hangs on old 450NX
 *	450NX:  errata #25	- Corruption with DMA on old 450NX
 *	ICH3    errata #15      - IDE deadlock under high load
 *				  (BIOS must set dev 31 fn 0 bit 23)
 *	ICH3	errata #18	- Don't use native mode
L
Linus Torvalds 已提交
83 84 85 86 87 88 89 90
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/blkdev.h>
#include <linux/delay.h>
91
#include <linux/device.h>
L
Linus Torvalds 已提交
92 93
#include <scsi/scsi_host.h>
#include <linux/libata.h>
94
#include <linux/dmi.h>
L
Linus Torvalds 已提交
95 96

#define DRV_NAME	"ata_piix"
J
Jeff Garzik 已提交
97
#define DRV_VERSION	"2.12"
L
Linus Torvalds 已提交
98 99 100 101 102

enum {
	PIIX_IOCFG		= 0x54, /* IDE I/O configuration register */
	ICH5_PMR		= 0x90, /* port mapping register */
	ICH5_PCS		= 0x92,	/* port control and status */
103
	PIIX_SCC		= 0x0A, /* sub-class code register */
L
Linus Torvalds 已提交
104

105
	PIIX_FLAG_SCR		= (1 << 26), /* SCR available */
106 107
	PIIX_FLAG_AHCI		= (1 << 27), /* AHCI possible */
	PIIX_FLAG_CHECKINTR	= (1 << 28), /* make sure PCI INTx enabled */
L
Linus Torvalds 已提交
108

109 110
	PIIX_PATA_FLAGS		= ATA_FLAG_SLAVE_POSS,
	PIIX_SATA_FLAGS		= ATA_FLAG_SATA | PIIX_FLAG_CHECKINTR,
T
Tejun Heo 已提交
111

L
Linus Torvalds 已提交
112 113 114
	/* combined mode.  if set, PATA is channel 0.
	 * if clear, PATA is channel 1.
	 */
115 116
	PIIX_PORT_ENABLED	= (1 << 0),
	PIIX_PORT_PRESENT	= (1 << 4),
L
Linus Torvalds 已提交
117 118 119 120

	PIIX_80C_PRI		= (1 << 5) | (1 << 4),
	PIIX_80C_SEC		= (1 << 7) | (1 << 6),

121
	/* controller IDs */
A
Alan 已提交
122
	piix_pata_33		= 0,	/* PIIX4 at 33Mhz */
123 124 125 126
	ich_pata_33		= 1,	/* ICH up to UDMA 33 only */
	ich_pata_66		= 2,	/* ICH up to 66 Mhz */
	ich_pata_100		= 3,	/* ICH up to UDMA 100 */
	ich5_sata		= 5,
127 128 129 130
	ich6_sata		= 6,
	ich6_sata_ahci		= 7,
	ich6m_sata_ahci		= 8,
	ich8_sata_ahci		= 9,
A
Alan 已提交
131
	piix_pata_mwdma		= 10,	/* PIIX3 MWDMA only */
132
	tolapai_sata_ahci	= 11,
133
	ich9_2port_sata		= 12,
134

135 136 137 138 139 140 141 142 143
	/* constants for mapping table */
	P0			= 0,  /* port 0 */
	P1			= 1,  /* port 1 */
	P2			= 2,  /* port 2 */
	P3			= 3,  /* port 3 */
	IDE			= -1, /* IDE */
	NA			= -2, /* not avaliable */
	RV			= -3, /* reserved */

144
	PIIX_AHCI_DEVICE	= 6,
145 146 147

	/* host->flags bits */
	PIIX_HOST_BROKEN_SUSPEND = (1 << 24),
L
Linus Torvalds 已提交
148 149
};

150 151
struct piix_map_db {
	const u32 mask;
152
	const u16 port_enable;
153 154 155
	const int map[][4];
};

156 157 158 159
struct piix_host_priv {
	const int *map;
};

160 161
static int piix_init_one(struct pci_dev *pdev,
			 const struct pci_device_id *ent);
162
static void piix_pata_error_handler(struct ata_port *ap);
163 164 165
static void piix_set_piomode(struct ata_port *ap, struct ata_device *adev);
static void piix_set_dmamode(struct ata_port *ap, struct ata_device *adev);
static void ich_set_dmamode(struct ata_port *ap, struct ata_device *adev);
A
Alan Cox 已提交
166
static int ich_pata_cable_detect(struct ata_port *ap);
167 168 169 170
#ifdef CONFIG_PM
static int piix_pci_device_suspend(struct pci_dev *pdev, pm_message_t mesg);
static int piix_pci_device_resume(struct pci_dev *pdev);
#endif
L
Linus Torvalds 已提交
171 172 173

static unsigned int in_module_init = 1;

174
static const struct pci_device_id piix_pci_tbl[] = {
A
Alan 已提交
175 176
	/* Intel PIIX3 for the 430HX etc */
	{ 0x8086, 0x7010, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_mwdma },
177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201
	/* Intel PIIX4 for the 430TX/440BX/MX chipset: UDMA 33 */
	/* Also PIIX4E (fn3 rev 2) and PIIX4M (fn3 rev 3) */
	{ 0x8086, 0x7111, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 },
	/* Intel PIIX4 */
	{ 0x8086, 0x7199, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 },
	/* Intel PIIX4 */
	{ 0x8086, 0x7601, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 },
	/* Intel PIIX */
	{ 0x8086, 0x84CA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, piix_pata_33 },
	/* Intel ICH (i810, i815, i840) UDMA 66*/
	{ 0x8086, 0x2411, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_66 },
	/* Intel ICH0 : UDMA 33*/
	{ 0x8086, 0x2421, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_33 },
	/* Intel ICH2M */
	{ 0x8086, 0x244A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/* Intel ICH2 (i810E2, i845, 850, 860) UDMA 100 */
	{ 0x8086, 0x244B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/*  Intel ICH3M */
	{ 0x8086, 0x248A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/* Intel ICH3 (E7500/1) UDMA 100 */
	{ 0x8086, 0x248B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/* Intel ICH4 (i845GV, i845E, i852, i855) UDMA 100 */
	{ 0x8086, 0x24CA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	{ 0x8086, 0x24CB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/* Intel ICH5 */
202
	{ 0x8086, 0x24DB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
203 204
	/* C-ICH (i810E2) */
	{ 0x8086, 0x245B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
205
	/* ESB (855GME/875P + 6300ESB) UDMA 100  */
206 207 208 209
	{ 0x8086, 0x25A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/* ICH6 (and 6) (i915) UDMA 100 */
	{ 0x8086, 0x266F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
	/* ICH7/7-R (i945, i975) UDMA 100*/
210
	{ 0x8086, 0x27DF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
211
	{ 0x8086, 0x269E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
212 213
	/* ICH8 Mobile PATA Controller */
	{ 0x8086, 0x2850, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich_pata_100 },
L
Linus Torvalds 已提交
214 215 216 217 218

	/* NOTE: The following PCI ids must be kept in sync with the
	 * list in drivers/pci/quirks.c.
	 */

219
	/* 82801EB (ICH5) */
L
Linus Torvalds 已提交
220
	{ 0x8086, 0x24d1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
221
	/* 82801EB (ICH5) */
L
Linus Torvalds 已提交
222
	{ 0x8086, 0x24df, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
223
	/* 6300ESB (ICH5 variant with broken PCS present bits) */
224
	{ 0x8086, 0x25a3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
225
	/* 6300ESB pretending RAID */
226
	{ 0x8086, 0x25b0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich5_sata },
227
	/* 82801FB/FW (ICH6/ICH6W) */
L
Linus Torvalds 已提交
228
	{ 0x8086, 0x2651, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata },
229
	/* 82801FR/FRW (ICH6R/ICH6RW) */
230
	{ 0x8086, 0x2652, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
231 232 233
	/* 82801FBM ICH6M (ICH6R with only port 0 and 2 implemented) */
	{ 0x8086, 0x2653, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6m_sata_ahci },
	/* 82801GB/GR/GH (ICH7, identical to ICH6) */
234
	{ 0x8086, 0x27c0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
235
	/* 2801GBM/GHM (ICH7M, identical to ICH6M) */
236
	{ 0x8086, 0x27c4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6m_sata_ahci },
237
	/* Enterprise Southbridge 2 (631xESB/632xESB) */
238
	{ 0x8086, 0x2680, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich6_sata_ahci },
239
	/* SATA Controller 1 IDE (ICH8) */
240
	{ 0x8086, 0x2820, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_ahci },
241
	/* SATA Controller 2 IDE (ICH8) */
242
	{ 0x8086, 0x2825, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich9_2port_sata },
243
	/* Mobile SATA Controller IDE (ICH8M) */
244
	{ 0x8086, 0x2828, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_ahci },
245 246 247
	/* SATA Controller IDE (ICH9) */
	{ 0x8086, 0x2920, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_ahci },
	/* SATA Controller IDE (ICH9) */
248
	{ 0x8086, 0x2921, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich9_2port_sata },
249
	/* SATA Controller IDE (ICH9) */
250
	{ 0x8086, 0x2926, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich9_2port_sata },
251
	/* SATA Controller IDE (ICH9M) */
252
	{ 0x8086, 0x2928, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich9_2port_sata },
253
	/* SATA Controller IDE (ICH9M) */
254
	{ 0x8086, 0x292d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich9_2port_sata },
255 256
	/* SATA Controller IDE (ICH9M) */
	{ 0x8086, 0x292e, PCI_ANY_ID, PCI_ANY_ID, 0, 0, ich8_sata_ahci },
257 258
	/* SATA Controller IDE (Tolapai) */
	{ 0x8086, 0x5028, PCI_ANY_ID, PCI_ANY_ID, 0, 0, tolapai_sata_ahci },
L
Linus Torvalds 已提交
259 260 261 262 263 264 265 266 267

	{ }	/* terminate list */
};

static struct pci_driver piix_pci_driver = {
	.name			= DRV_NAME,
	.id_table		= piix_pci_tbl,
	.probe			= piix_init_one,
	.remove			= ata_pci_remove_one,
268
#ifdef CONFIG_PM
269 270
	.suspend		= piix_pci_device_suspend,
	.resume			= piix_pci_device_resume,
271
#endif
L
Linus Torvalds 已提交
272 273
};

274
static struct scsi_host_template piix_sht = {
L
Linus Torvalds 已提交
275 276 277 278 279 280 281 282 283 284 285 286 287
	.module			= THIS_MODULE,
	.name			= DRV_NAME,
	.ioctl			= ata_scsi_ioctl,
	.queuecommand		= ata_scsi_queuecmd,
	.can_queue		= ATA_DEF_QUEUE,
	.this_id		= ATA_SHT_THIS_ID,
	.sg_tablesize		= LIBATA_MAX_PRD,
	.cmd_per_lun		= ATA_SHT_CMD_PER_LUN,
	.emulated		= ATA_SHT_EMULATED,
	.use_clustering		= ATA_SHT_USE_CLUSTERING,
	.proc_name		= DRV_NAME,
	.dma_boundary		= ATA_DMA_BOUNDARY,
	.slave_configure	= ata_scsi_slave_config,
T
Tejun Heo 已提交
288
	.slave_destroy		= ata_scsi_slave_destroy,
L
Linus Torvalds 已提交
289 290 291
	.bios_param		= ata_std_bios_param,
};

J
Jeff Garzik 已提交
292
static const struct ata_port_operations piix_pata_ops = {
L
Linus Torvalds 已提交
293 294
	.set_piomode		= piix_set_piomode,
	.set_dmamode		= piix_set_dmamode,
295
	.mode_filter		= ata_pci_default_filter,
L
Linus Torvalds 已提交
296 297 298 299 300 301 302 303 304 305 306 307 308

	.tf_load		= ata_tf_load,
	.tf_read		= ata_tf_read,
	.check_status		= ata_check_status,
	.exec_command		= ata_exec_command,
	.dev_select		= ata_std_dev_select,

	.bmdma_setup		= ata_bmdma_setup,
	.bmdma_start		= ata_bmdma_start,
	.bmdma_stop		= ata_bmdma_stop,
	.bmdma_status		= ata_bmdma_status,
	.qc_prep		= ata_qc_prep,
	.qc_issue		= ata_qc_issue_prot,
T
Tejun Heo 已提交
309
	.data_xfer		= ata_data_xfer,
L
Linus Torvalds 已提交
310

T
Tejun Heo 已提交
311 312
	.freeze			= ata_bmdma_freeze,
	.thaw			= ata_bmdma_thaw,
313
	.error_handler		= piix_pata_error_handler,
T
Tejun Heo 已提交
314
	.post_internal_cmd	= ata_bmdma_post_internal_cmd,
A
Alan Cox 已提交
315
	.cable_detect		= ata_cable_40wire,
L
Linus Torvalds 已提交
316 317 318

	.irq_handler		= ata_interrupt,
	.irq_clear		= ata_bmdma_irq_clear,
319
	.irq_on			= ata_irq_on,
L
Linus Torvalds 已提交
320 321 322 323

	.port_start		= ata_port_start,
};

324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340
static const struct ata_port_operations ich_pata_ops = {
	.set_piomode		= piix_set_piomode,
	.set_dmamode		= ich_set_dmamode,
	.mode_filter		= ata_pci_default_filter,

	.tf_load		= ata_tf_load,
	.tf_read		= ata_tf_read,
	.check_status		= ata_check_status,
	.exec_command		= ata_exec_command,
	.dev_select		= ata_std_dev_select,

	.bmdma_setup		= ata_bmdma_setup,
	.bmdma_start		= ata_bmdma_start,
	.bmdma_stop		= ata_bmdma_stop,
	.bmdma_status		= ata_bmdma_status,
	.qc_prep		= ata_qc_prep,
	.qc_issue		= ata_qc_issue_prot,
T
Tejun Heo 已提交
341
	.data_xfer		= ata_data_xfer,
342 343 344

	.freeze			= ata_bmdma_freeze,
	.thaw			= ata_bmdma_thaw,
A
Alan Cox 已提交
345
	.error_handler		= piix_pata_error_handler,
346
	.post_internal_cmd	= ata_bmdma_post_internal_cmd,
A
Alan Cox 已提交
347
	.cable_detect		= ich_pata_cable_detect,
348 349 350

	.irq_handler		= ata_interrupt,
	.irq_clear		= ata_bmdma_irq_clear,
351
	.irq_on			= ata_irq_on,
352 353 354 355

	.port_start		= ata_port_start,
};

J
Jeff Garzik 已提交
356
static const struct ata_port_operations piix_sata_ops = {
L
Linus Torvalds 已提交
357 358 359 360 361 362 363 364 365 366 367 368
	.tf_load		= ata_tf_load,
	.tf_read		= ata_tf_read,
	.check_status		= ata_check_status,
	.exec_command		= ata_exec_command,
	.dev_select		= ata_std_dev_select,

	.bmdma_setup		= ata_bmdma_setup,
	.bmdma_start		= ata_bmdma_start,
	.bmdma_stop		= ata_bmdma_stop,
	.bmdma_status		= ata_bmdma_status,
	.qc_prep		= ata_qc_prep,
	.qc_issue		= ata_qc_issue_prot,
T
Tejun Heo 已提交
369
	.data_xfer		= ata_data_xfer,
L
Linus Torvalds 已提交
370

T
Tejun Heo 已提交
371 372
	.freeze			= ata_bmdma_freeze,
	.thaw			= ata_bmdma_thaw,
A
Alan Cox 已提交
373
	.error_handler		= ata_bmdma_error_handler,
T
Tejun Heo 已提交
374
	.post_internal_cmd	= ata_bmdma_post_internal_cmd,
L
Linus Torvalds 已提交
375 376 377

	.irq_handler		= ata_interrupt,
	.irq_clear		= ata_bmdma_irq_clear,
378
	.irq_on			= ata_irq_on,
L
Linus Torvalds 已提交
379 380 381 382

	.port_start		= ata_port_start,
};

383
static const struct piix_map_db ich5_map_db = {
384
	.mask = 0x7,
385
	.port_enable = 0x3,
386 387 388 389 390 391 392 393 394 395 396 397 398
	.map = {
		/* PM   PS   SM   SS       MAP  */
		{  P0,  NA,  P1,  NA }, /* 000b */
		{  P1,  NA,  P0,  NA }, /* 001b */
		{  RV,  RV,  RV,  RV },
		{  RV,  RV,  RV,  RV },
		{  P0,  P1, IDE, IDE }, /* 100b */
		{  P1,  P0, IDE, IDE }, /* 101b */
		{ IDE, IDE,  P0,  P1 }, /* 110b */
		{ IDE, IDE,  P1,  P0 }, /* 111b */
	},
};

399
static const struct piix_map_db ich6_map_db = {
400
	.mask = 0x3,
401
	.port_enable = 0xf,
402 403
	.map = {
		/* PM   PS   SM   SS       MAP */
T
Tejun Heo 已提交
404
		{  P0,  P2,  P1,  P3 }, /* 00b */
405 406 407 408 409 410
		{ IDE, IDE,  P1,  P3 }, /* 01b */
		{  P0,  P2, IDE, IDE }, /* 10b */
		{  RV,  RV,  RV,  RV },
	},
};

411
static const struct piix_map_db ich6m_map_db = {
412
	.mask = 0x3,
413
	.port_enable = 0x5,
414 415

	/* Map 01b isn't specified in the doc but some notebooks use
416 417
	 * it anyway.  MAP 01b have been spotted on both ICH6M and
	 * ICH7M.
418 419 420
	 */
	.map = {
		/* PM   PS   SM   SS       MAP */
421
		{  P0,  P2,  NA,  NA }, /* 00b */
422 423 424 425 426 427
		{ IDE, IDE,  P1,  P3 }, /* 01b */
		{  P0,  P2, IDE, IDE }, /* 10b */
		{  RV,  RV,  RV,  RV },
	},
};

428 429 430 431 432
static const struct piix_map_db ich8_map_db = {
	.mask = 0x3,
	.port_enable = 0x3,
	.map = {
		/* PM   PS   SM   SS       MAP */
433
		{  P0,  P2,  P1,  P3 }, /* 00b (hardwired when in AHCI) */
434
		{  RV,  RV,  RV,  RV },
T
Tejun Heo 已提交
435
		{  P0,  P2, IDE, IDE }, /* 10b (IDE mode) */
436 437 438 439
		{  RV,  RV,  RV,  RV },
	},
};

440
static const struct piix_map_db tolapai_map_db = {
J
Jason Gaston 已提交
441 442 443 444 445 446 447 448 449
	.mask = 0x3,
	.port_enable = 0x3,
	.map = {
		/* PM   PS   SM   SS       MAP */
		{  P0,  NA,  P1,  NA }, /* 00b */
		{  RV,  RV,  RV,  RV }, /* 01b */
		{  RV,  RV,  RV,  RV }, /* 10b */
		{  RV,  RV,  RV,  RV },
	},
450 451
};

452 453 454 455 456 457 458 459 460 461 462 463
static const struct piix_map_db ich9_2port_map_db = {
	.mask = 0x3,
	.port_enable = 0x3,
	.map = {
		/* PM   PS   SM   SS       MAP */
		{  P0,  NA,  P1,  NA }, /* 00b */
		{  RV,  RV,  RV,  RV }, /* 01b */
		{  RV,  RV,  RV,  RV }, /* 10b */
		{  RV,  RV,  RV,  RV },
	},
};

464 465 466 467 468
static const struct piix_map_db *piix_map_db_table[] = {
	[ich5_sata]		= &ich5_map_db,
	[ich6_sata]		= &ich6_map_db,
	[ich6_sata_ahci]	= &ich6_map_db,
	[ich6m_sata_ahci]	= &ich6m_map_db,
469
	[ich8_sata_ahci]	= &ich8_map_db,
470
	[tolapai_sata_ahci]	= &tolapai_map_db,
471
	[ich9_2port_sata]	= &ich9_2port_map_db,
472 473
};

L
Linus Torvalds 已提交
474
static struct ata_port_info piix_port_info[] = {
475
	[piix_pata_33] =	/* PIIX4 at 33MHz */
476 477
	{
		.sht		= &piix_sht,
T
Tejun Heo 已提交
478
		.flags		= PIIX_PATA_FLAGS,
479
		.pio_mask	= 0x1f,	/* pio0-4 */
480
		.mwdma_mask	= 0x06, /* mwdma1-2 ?? CHECK 0 should be ok but slow */
481 482 483 484
		.udma_mask	= ATA_UDMA_MASK_40C,
		.port_ops	= &piix_pata_ops,
	},

485
	[ich_pata_33] = 	/* ICH0 - ICH at 33Mhz*/
486 487
	{
		.sht		= &piix_sht,
T
Tejun Heo 已提交
488
		.flags		= PIIX_PATA_FLAGS,
489 490 491 492 493
		.pio_mask 	= 0x1f,	/* pio 0-4 */
		.mwdma_mask	= 0x06, /* Check: maybe 0x07  */
		.udma_mask	= ATA_UDMA2, /* UDMA33 */
		.port_ops	= &ich_pata_ops,
	},
494 495

	[ich_pata_66] = 	/* ICH controllers up to 66MHz */
L
Linus Torvalds 已提交
496 497
	{
		.sht		= &piix_sht,
T
Tejun Heo 已提交
498
		.flags		= PIIX_PATA_FLAGS,
499 500 501 502 503
		.pio_mask 	= 0x1f,	/* pio 0-4 */
		.mwdma_mask	= 0x06, /* MWDMA0 is broken on chip */
		.udma_mask	= ATA_UDMA4,
		.port_ops	= &ich_pata_ops,
	},
504

505
	[ich_pata_100] =
506 507
	{
		.sht		= &piix_sht,
T
Tejun Heo 已提交
508
		.flags		= PIIX_PATA_FLAGS | PIIX_FLAG_CHECKINTR,
L
Linus Torvalds 已提交
509 510
		.pio_mask	= 0x1f,	/* pio0-4 */
		.mwdma_mask	= 0x06, /* mwdma1-2 */
511 512
		.udma_mask	= ATA_UDMA5, /* udma0-5 */
		.port_ops	= &ich_pata_ops,
L
Linus Torvalds 已提交
513 514
	},

515
	[ich5_sata] =
L
Linus Torvalds 已提交
516 517
	{
		.sht		= &piix_sht,
518
		.flags		= PIIX_SATA_FLAGS,
L
Linus Torvalds 已提交
519 520
		.pio_mask	= 0x1f,	/* pio0-4 */
		.mwdma_mask	= 0x07, /* mwdma0-2 */
521
		.udma_mask	= ATA_UDMA6,
L
Linus Torvalds 已提交
522 523 524
		.port_ops	= &piix_sata_ops,
	},

525
	[ich6_sata] =
L
Linus Torvalds 已提交
526 527
	{
		.sht		= &piix_sht,
T
Tejun Heo 已提交
528
		.flags		= PIIX_SATA_FLAGS | PIIX_FLAG_SCR,
L
Linus Torvalds 已提交
529 530
		.pio_mask	= 0x1f,	/* pio0-4 */
		.mwdma_mask	= 0x07, /* mwdma0-2 */
531
		.udma_mask	= ATA_UDMA6,
L
Linus Torvalds 已提交
532 533 534
		.port_ops	= &piix_sata_ops,
	},

535
	[ich6_sata_ahci] =
536 537
	{
		.sht		= &piix_sht,
T
Tejun Heo 已提交
538
		.flags		= PIIX_SATA_FLAGS | PIIX_FLAG_SCR |
539
				  PIIX_FLAG_AHCI,
540 541
		.pio_mask	= 0x1f,	/* pio0-4 */
		.mwdma_mask	= 0x07, /* mwdma0-2 */
542
		.udma_mask	= ATA_UDMA6,
543 544
		.port_ops	= &piix_sata_ops,
	},
545

546
	[ich6m_sata_ahci] =
547 548
	{
		.sht		= &piix_sht,
T
Tejun Heo 已提交
549
		.flags		= PIIX_SATA_FLAGS | PIIX_FLAG_SCR |
550
				  PIIX_FLAG_AHCI,
551 552
		.pio_mask	= 0x1f,	/* pio0-4 */
		.mwdma_mask	= 0x07, /* mwdma0-2 */
553
		.udma_mask	= ATA_UDMA6,
554 555
		.port_ops	= &piix_sata_ops,
	},
556

557
	[ich8_sata_ahci] =
558 559
	{
		.sht		= &piix_sht,
T
Tejun Heo 已提交
560
		.flags		= PIIX_SATA_FLAGS | PIIX_FLAG_SCR |
561 562 563
				  PIIX_FLAG_AHCI,
		.pio_mask	= 0x1f,	/* pio0-4 */
		.mwdma_mask	= 0x07, /* mwdma0-2 */
564
		.udma_mask	= ATA_UDMA6,
565 566
		.port_ops	= &piix_sata_ops,
	},
567

568
	[piix_pata_mwdma] = 	/* PIIX3 MWDMA only */
A
Alan 已提交
569 570 571 572 573 574 575
	{
		.sht		= &piix_sht,
		.flags		= PIIX_PATA_FLAGS,
		.pio_mask	= 0x1f,	/* pio0-4 */
		.mwdma_mask	= 0x06, /* mwdma1-2 ?? CHECK 0 should be ok but slow */
		.port_ops	= &piix_pata_ops,
	},
576

577
	[tolapai_sata_ahci] =
578 579 580 581 582 583 584 585 586
	{
		.sht		= &piix_sht,
		.flags		= PIIX_SATA_FLAGS | PIIX_FLAG_SCR |
				  PIIX_FLAG_AHCI,
		.pio_mask	= 0x1f,	/* pio0-4 */
		.mwdma_mask	= 0x07, /* mwdma0-2 */
		.udma_mask	= ATA_UDMA6,
		.port_ops	= &piix_sata_ops,
	},
587 588 589 590 591 592 593 594 595 596 597

	[ich9_2port_sata] =
	{
		.sht		= &piix_sht,
		.flags		= PIIX_SATA_FLAGS | PIIX_FLAG_SCR |
				  PIIX_FLAG_AHCI,
		.pio_mask	= 0x1f,	/* pio0-4 */
		.mwdma_mask	= 0x07, /* mwdma0-2 */
		.udma_mask	= ATA_UDMA6,
		.port_ops	= &piix_sata_ops,
	},
L
Linus Torvalds 已提交
598 599 600 601 602 603 604 605 606 607 608 609 610
};

static struct pci_bits piix_enable_bits[] = {
	{ 0x41U, 1U, 0x80UL, 0x80UL },	/* port 0 */
	{ 0x43U, 1U, 0x80UL, 0x80UL },	/* port 1 */
};

MODULE_AUTHOR("Andre Hedrick, Alan Cox, Andrzej Krzysztofowicz, Jeff Garzik");
MODULE_DESCRIPTION("SCSI low-level driver for Intel PIIX/ICH ATA controllers");
MODULE_LICENSE("GPL");
MODULE_DEVICE_TABLE(pci, piix_pci_tbl);
MODULE_VERSION(DRV_VERSION);

611 612 613 614 615 616 617 618 619 620 621 622 623
struct ich_laptop {
	u16 device;
	u16 subvendor;
	u16 subdevice;
};

/*
 *	List of laptops that use short cables rather than 80 wire
 */

static const struct ich_laptop ich_laptop[] = {
	/* devid, subvendor, subdev */
	{ 0x27DF, 0x0005, 0x0280 },	/* ICH7 on Acer 5602WLMi */
624
	{ 0x27DF, 0x1025, 0x0102 },	/* ICH7 on Acer 5602aWLMi */
625
	{ 0x27DF, 0x1025, 0x0110 },	/* ICH7 on Acer 3682WLMi */
626
	{ 0x27DF, 0x1043, 0x1267 },	/* ICH7 on Asus W5F */
627
	{ 0x27DF, 0x103C, 0x30A1 },	/* ICH7 on HP Compaq nc2400 */
628
	{ 0x24CA, 0x1025, 0x0061 },	/* ICH4 on ACER Aspire 2023WLMi */
629 630 631 632
	/* end marker */
	{ 0, }
};

L
Linus Torvalds 已提交
633
/**
A
Alan Cox 已提交
634
 *	ich_pata_cable_detect - Probe host controller cable detect info
L
Linus Torvalds 已提交
635 636 637 638 639 640 641 642
 *	@ap: Port for which cable detect info is desired
 *
 *	Read 80c cable indicator from ATA PCI device's PCI config
 *	register.  This register is normally set by firmware (BIOS).
 *
 *	LOCKING:
 *	None (inherited from caller).
 */
643

A
Alan Cox 已提交
644
static int ich_pata_cable_detect(struct ata_port *ap)
L
Linus Torvalds 已提交
645
{
J
Jeff Garzik 已提交
646
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
647
	const struct ich_laptop *lap = &ich_laptop[0];
L
Linus Torvalds 已提交
648 649
	u8 tmp, mask;

650 651 652 653
	/* Check for specials - Acer Aspire 5602WLMi */
	while (lap->device) {
		if (lap->device == pdev->device &&
		    lap->subvendor == pdev->subsystem_vendor &&
654
		    lap->subdevice == pdev->subsystem_device)
A
Alan Cox 已提交
655
			return ATA_CBL_PATA40_SHORT;
656

657 658 659
		lap++;
	}

L
Linus Torvalds 已提交
660
	/* check BIOS cable detect results */
661
	mask = ap->port_no == 0 ? PIIX_80C_PRI : PIIX_80C_SEC;
L
Linus Torvalds 已提交
662 663
	pci_read_config_byte(pdev, PIIX_IOCFG, &tmp);
	if ((tmp & mask) == 0)
A
Alan Cox 已提交
664 665
		return ATA_CBL_PATA40;
	return ATA_CBL_PATA80;
L
Linus Torvalds 已提交
666 667 668
}

/**
669
 *	piix_pata_prereset - prereset for PATA host controller
T
Tejun Heo 已提交
670
 *	@link: Target link
671
 *	@deadline: deadline jiffies for the operation
L
Linus Torvalds 已提交
672
 *
673 674 675
 *	LOCKING:
 *	None (inherited from caller).
 */
T
Tejun Heo 已提交
676
static int piix_pata_prereset(struct ata_link *link, unsigned long deadline)
L
Linus Torvalds 已提交
677
{
T
Tejun Heo 已提交
678
	struct ata_port *ap = link->ap;
J
Jeff Garzik 已提交
679
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
L
Linus Torvalds 已提交
680

681 682
	if (!pci_test_config_bits(pdev, &piix_enable_bits[ap->port_no]))
		return -ENOENT;
T
Tejun Heo 已提交
683
	return ata_std_prereset(link, deadline);
684 685 686 687 688 689
}

static void piix_pata_error_handler(struct ata_port *ap)
{
	ata_bmdma_drive_eh(ap, piix_pata_prereset, ata_std_softreset, NULL,
			   ata_std_postreset);
L
Linus Torvalds 已提交
690 691 692 693 694 695 696 697 698 699 700 701 702
}

/**
 *	piix_set_piomode - Initialize host controller PATA PIO timings
 *	@ap: Port whose timings we are configuring
 *	@adev: um
 *
 *	Set PIO mode for device, in host controller PCI config space.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

703
static void piix_set_piomode(struct ata_port *ap, struct ata_device *adev)
L
Linus Torvalds 已提交
704 705
{
	unsigned int pio	= adev->pio_mode - XFER_PIO_0;
J
Jeff Garzik 已提交
706
	struct pci_dev *dev	= to_pci_dev(ap->host->dev);
L
Linus Torvalds 已提交
707
	unsigned int is_slave	= (adev->devno != 0);
708
	unsigned int master_port= ap->port_no ? 0x42 : 0x40;
L
Linus Torvalds 已提交
709 710 711
	unsigned int slave_port	= 0x44;
	u16 master_data;
	u8 slave_data;
712 713
	u8 udma_enable;
	int control = 0;
714

715 716 717 718
	/*
	 *	See Intel Document 298600-004 for the timing programing rules
	 *	for ICH controllers.
	 */
L
Linus Torvalds 已提交
719 720 721 722 723 724 725 726

	static const	 /* ISP  RTC */
	u8 timings[][2]	= { { 0, 0 },
			    { 0, 0 },
			    { 1, 0 },
			    { 2, 1 },
			    { 2, 3 }, };

727 728 729 730 731
	if (pio >= 2)
		control |= 1;	/* TIME1 enable */
	if (ata_pio_need_iordy(adev))
		control |= 2;	/* IE enable */

732
	/* Intel specifies that the PPE functionality is for disk only */
733 734 735
	if (adev->class == ATA_DEV_ATA)
		control |= 4;	/* PPE enable */

T
Tejun Heo 已提交
736 737 738 739
	/* PIO configuration clears DTE unconditionally.  It will be
	 * programmed in set_dmamode which is guaranteed to be called
	 * after set_piomode if any DMA mode is available.
	 */
L
Linus Torvalds 已提交
740 741
	pci_read_config_word(dev, master_port, &master_data);
	if (is_slave) {
T
Tejun Heo 已提交
742 743
		/* clear TIME1|IE1|PPE1|DTE1 */
		master_data &= 0xff0f;
744
		/* Enable SITRE (seperate slave timing register) */
L
Linus Torvalds 已提交
745
		master_data |= 0x4000;
746 747
		/* enable PPE1, IE1 and TIME1 as needed */
		master_data |= (control << 4);
L
Linus Torvalds 已提交
748
		pci_read_config_byte(dev, slave_port, &slave_data);
749
		slave_data &= (ap->port_no ? 0x0f : 0xf0);
750
		/* Load the timing nibble for this slave */
T
Tejun Heo 已提交
751 752
		slave_data |= ((timings[pio][0] << 2) | timings[pio][1])
						<< (ap->port_no ? 4 : 0);
L
Linus Torvalds 已提交
753
	} else {
T
Tejun Heo 已提交
754 755
		/* clear ISP|RCT|TIME0|IE0|PPE0|DTE0 */
		master_data &= 0xccf0;
756 757
		/* Enable PPE, IE and TIME as appropriate */
		master_data |= control;
T
Tejun Heo 已提交
758
		/* load ISP and RCT */
L
Linus Torvalds 已提交
759 760 761 762 763 764 765
		master_data |=
			(timings[pio][0] << 12) |
			(timings[pio][1] << 8);
	}
	pci_write_config_word(dev, master_port, master_data);
	if (is_slave)
		pci_write_config_byte(dev, slave_port, slave_data);
766 767 768

	/* Ensure the UDMA bit is off - it will be turned back on if
	   UDMA is selected */
769

770 771 772 773 774
	if (ap->udma_mask) {
		pci_read_config_byte(dev, 0x48, &udma_enable);
		udma_enable &= ~(1 << (2 * ap->port_no + adev->devno));
		pci_write_config_byte(dev, 0x48, udma_enable);
	}
L
Linus Torvalds 已提交
775 776 777
}

/**
778
 *	do_pata_set_dmamode - Initialize host controller PATA PIO timings
L
Linus Torvalds 已提交
779
 *	@ap: Port whose timings we are configuring
780
 *	@adev: Drive in question
L
Linus Torvalds 已提交
781
 *	@udma: udma mode, 0 - 6
H
Henne 已提交
782
 *	@isich: set if the chip is an ICH device
L
Linus Torvalds 已提交
783 784 785 786 787 788 789
 *
 *	Set UDMA mode for device, in host controller PCI config space.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

790
static void do_pata_set_dmamode(struct ata_port *ap, struct ata_device *adev, int isich)
L
Linus Torvalds 已提交
791
{
J
Jeff Garzik 已提交
792
	struct pci_dev *dev	= to_pci_dev(ap->host->dev);
793 794 795 796
	u8 master_port		= ap->port_no ? 0x42 : 0x40;
	u16 master_data;
	u8 speed		= adev->dma_mode;
	int devid		= adev->devno + 2 * ap->port_no;
A
Andrew Morton 已提交
797
	u8 udma_enable		= 0;
798

799 800 801 802 803 804 805 806
	static const	 /* ISP  RTC */
	u8 timings[][2]	= { { 0, 0 },
			    { 0, 0 },
			    { 1, 0 },
			    { 2, 1 },
			    { 2, 3 }, };

	pci_read_config_word(dev, master_port, &master_data);
A
Alan 已提交
807 808
	if (ap->udma_mask)
		pci_read_config_byte(dev, 0x48, &udma_enable);
L
Linus Torvalds 已提交
809 810

	if (speed >= XFER_UDMA_0) {
811 812 813 814
		unsigned int udma = adev->dma_mode - XFER_UDMA_0;
		u16 udma_timing;
		u16 ideconf;
		int u_clock, u_speed;
815

816
		/*
817
		 * UDMA is handled by a combination of clock switching and
818 819
		 * selection of dividers
		 *
820
		 * Handy rule: Odd modes are UDMATIMx 01, even are 02
821
		 *	       except UDMA0 which is 00
822 823 824 825 826 827 828 829
		 */
		u_speed = min(2 - (udma & 1), udma);
		if (udma == 5)
			u_clock = 0x1000;	/* 100Mhz */
		else if (udma > 2)
			u_clock = 1;		/* 66Mhz */
		else
			u_clock = 0;		/* 33Mhz */
830

831
		udma_enable |= (1 << devid);
832

833 834 835 836 837 838
		/* Load the CT/RP selection */
		pci_read_config_word(dev, 0x4A, &udma_timing);
		udma_timing &= ~(3 << (4 * devid));
		udma_timing |= u_speed << (4 * devid);
		pci_write_config_word(dev, 0x4A, udma_timing);

839
		if (isich) {
840 841 842 843 844 845 846
			/* Select a 33/66/100Mhz clock */
			pci_read_config_word(dev, 0x54, &ideconf);
			ideconf &= ~(0x1001 << devid);
			ideconf |= u_clock << devid;
			/* For ICH or later we should set bit 10 for better
			   performance (WR_PingPong_En) */
			pci_write_config_word(dev, 0x54, ideconf);
L
Linus Torvalds 已提交
847 848
		}
	} else {
849 850 851 852 853 854 855 856 857 858 859 860
		/*
		 * MWDMA is driven by the PIO timings. We must also enable
		 * IORDY unconditionally along with TIME1. PPE has already
		 * been set when the PIO timing was set.
		 */
		unsigned int mwdma	= adev->dma_mode - XFER_MW_DMA_0;
		unsigned int control;
		u8 slave_data;
		const unsigned int needed_pio[3] = {
			XFER_PIO_0, XFER_PIO_3, XFER_PIO_4
		};
		int pio = needed_pio[mwdma] - XFER_PIO_0;
861

862
		control = 3;	/* IORDY|TIME1 */
863

864 865
		/* If the drive MWDMA is faster than it can do PIO then
		   we must force PIO into PIO0 */
866

867 868 869 870 871 872 873 874
		if (adev->pio_mode < needed_pio[mwdma])
			/* Enable DMA timing only */
			control |= 8;	/* PIO cycles in PIO0 */

		if (adev->devno) {	/* Slave */
			master_data &= 0xFF4F;  /* Mask out IORDY|TIME1|DMAONLY */
			master_data |= control << 4;
			pci_read_config_byte(dev, 0x44, &slave_data);
T
Tejun Heo 已提交
875
			slave_data &= (ap->port_no ? 0x0f : 0xf0);
876 877 878 879
			/* Load the matching timing */
			slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) << (ap->port_no ? 4 : 0);
			pci_write_config_byte(dev, 0x44, slave_data);
		} else { 	/* Master */
880
			master_data &= 0xCCF4;	/* Mask out IORDY|TIME1|DMAONLY
881 882 883 884 885 886
						   and master timing bits */
			master_data |= control;
			master_data |=
				(timings[pio][0] << 12) |
				(timings[pio][1] << 8);
		}
T
Tejun Heo 已提交
887 888 889 890 891

		if (ap->udma_mask) {
			udma_enable &= ~(1 << devid);
			pci_write_config_word(dev, master_port, master_data);
		}
L
Linus Torvalds 已提交
892
	}
893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908
	/* Don't scribble on 0x48 if the controller does not support UDMA */
	if (ap->udma_mask)
		pci_write_config_byte(dev, 0x48, udma_enable);
}

/**
 *	piix_set_dmamode - Initialize host controller PATA DMA timings
 *	@ap: Port whose timings we are configuring
 *	@adev: um
 *
 *	Set MW/UDMA mode for device, in host controller PCI config space.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

909
static void piix_set_dmamode(struct ata_port *ap, struct ata_device *adev)
910 911 912 913 914 915 916 917 918 919 920 921 922 923 924
{
	do_pata_set_dmamode(ap, adev, 0);
}

/**
 *	ich_set_dmamode - Initialize host controller PATA DMA timings
 *	@ap: Port whose timings we are configuring
 *	@adev: um
 *
 *	Set MW/UDMA mode for device, in host controller PCI config space.
 *
 *	LOCKING:
 *	None (inherited from caller).
 */

925
static void ich_set_dmamode(struct ata_port *ap, struct ata_device *adev)
926 927
{
	do_pata_set_dmamode(ap, adev, 1);
L
Linus Torvalds 已提交
928 929
}

930
#ifdef CONFIG_PM
931 932
static int piix_broken_suspend(void)
{
933
	static const struct dmi_system_id sysids[] = {
934 935 936 937 938 939 940
		{
			.ident = "TECRA M3",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M3"),
			},
		},
941 942 943 944 945 946
		{
			.ident = "TECRA M5",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M5"),
			},
947
		},
948 949 950 951 952 953 954
		{
			.ident = "TECRA M7",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "TECRA M7"),
			},
		},
955 956 957 958 959 960 961
		{
			.ident = "Satellite U200",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "Satellite U200"),
			},
		},
962 963 964 965 966 967 968
		{
			.ident = "Satellite Pro U200",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "SATELLITE PRO U200"),
			},
		},
969 970 971 972 973 974
		{
			.ident = "Satellite U205",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "Satellite U205"),
			},
975
		},
976 977 978 979 980 981
		{
			.ident = "Portege M500",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
				DMI_MATCH(DMI_PRODUCT_NAME, "PORTEGE M500"),
			},
982
		},
983 984

		{ }	/* terminate list */
985
	};
986 987 988 989
	static const char *oemstrs[] = {
		"Tecra M3,",
	};
	int i;
990 991 992 993

	if (dmi_check_system(sysids))
		return 1;

994 995 996 997
	for (i = 0; i < ARRAY_SIZE(oemstrs); i++)
		if (dmi_find_device(DMI_DEV_TYPE_OEM_STRING, oemstrs[i], NULL))
			return 1;

998 999
	return 0;
}
1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015

static int piix_pci_device_suspend(struct pci_dev *pdev, pm_message_t mesg)
{
	struct ata_host *host = dev_get_drvdata(&pdev->dev);
	unsigned long flags;
	int rc = 0;

	rc = ata_host_suspend(host, mesg);
	if (rc)
		return rc;

	/* Some braindamaged ACPI suspend implementations expect the
	 * controller to be awake on entry; otherwise, it burns cpu
	 * cycles and power trying to do something to the sleeping
	 * beauty.
	 */
1016
	if (piix_broken_suspend() && mesg.event == PM_EVENT_SUSPEND) {
1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050
		pci_save_state(pdev);

		/* mark its power state as "unknown", since we don't
		 * know if e.g. the BIOS will change its device state
		 * when we suspend.
		 */
		if (pdev->current_state == PCI_D0)
			pdev->current_state = PCI_UNKNOWN;

		/* tell resume that it's waking up from broken suspend */
		spin_lock_irqsave(&host->lock, flags);
		host->flags |= PIIX_HOST_BROKEN_SUSPEND;
		spin_unlock_irqrestore(&host->lock, flags);
	} else
		ata_pci_device_do_suspend(pdev, mesg);

	return 0;
}

static int piix_pci_device_resume(struct pci_dev *pdev)
{
	struct ata_host *host = dev_get_drvdata(&pdev->dev);
	unsigned long flags;
	int rc;

	if (host->flags & PIIX_HOST_BROKEN_SUSPEND) {
		spin_lock_irqsave(&host->lock, flags);
		host->flags &= ~PIIX_HOST_BROKEN_SUSPEND;
		spin_unlock_irqrestore(&host->lock, flags);

		pci_set_power_state(pdev, PCI_D0);
		pci_restore_state(pdev);

		/* PCI device wasn't disabled during suspend.  Use
1051 1052
		 * pci_reenable_device() to avoid affecting the enable
		 * count.
1053
		 */
1054
		rc = pci_reenable_device(pdev);
1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067
		if (rc)
			dev_printk(KERN_ERR, &pdev->dev, "failed to enable "
				   "device after resume (%d)\n", rc);
	} else
		rc = ata_pci_device_do_resume(pdev);

	if (rc == 0)
		ata_host_resume(host);

	return rc;
}
#endif

L
Linus Torvalds 已提交
1068 1069 1070 1071 1072
#define AHCI_PCI_BAR 5
#define AHCI_GLOBAL_CTL 0x04
#define AHCI_ENABLE (1 << 31)
static int piix_disable_ahci(struct pci_dev *pdev)
{
1073
	void __iomem *mmio;
L
Linus Torvalds 已提交
1074 1075 1076 1077 1078 1079 1080
	u32 tmp;
	int rc = 0;

	/* BUG: pci_enable_device has not yet been called.  This
	 * works because this device is usually set up by BIOS.
	 */

1081 1082
	if (!pci_resource_start(pdev, AHCI_PCI_BAR) ||
	    !pci_resource_len(pdev, AHCI_PCI_BAR))
L
Linus Torvalds 已提交
1083
		return 0;
1084

1085
	mmio = pci_iomap(pdev, AHCI_PCI_BAR, 64);
L
Linus Torvalds 已提交
1086 1087
	if (!mmio)
		return -ENOMEM;
1088

L
Linus Torvalds 已提交
1089 1090 1091 1092 1093 1094 1095 1096 1097
	tmp = readl(mmio + AHCI_GLOBAL_CTL);
	if (tmp & AHCI_ENABLE) {
		tmp &= ~AHCI_ENABLE;
		writel(tmp, mmio + AHCI_GLOBAL_CTL);

		tmp = readl(mmio + AHCI_GLOBAL_CTL);
		if (tmp & AHCI_ENABLE)
			rc = -EIO;
	}
1098

1099
	pci_iounmap(pdev, mmio);
L
Linus Torvalds 已提交
1100 1101 1102
	return rc;
}

A
Alan Cox 已提交
1103 1104
/**
 *	piix_check_450nx_errata	-	Check for problem 450NX setup
1105
 *	@ata_dev: the PCI device to check
1106
 *
A
Alan Cox 已提交
1107 1108 1109 1110 1111 1112 1113 1114 1115
 *	Check for the present of 450NX errata #19 and errata #25. If
 *	they are found return an error code so we can turn off DMA
 */

static int __devinit piix_check_450nx_errata(struct pci_dev *ata_dev)
{
	struct pci_dev *pdev = NULL;
	u16 cfg;
	int no_piix_dma = 0;
1116

1117
	while ((pdev = pci_get_device(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82454NX, pdev)) != NULL) {
A
Alan Cox 已提交
1118 1119 1120 1121
		/* Look for 450NX PXB. Check for problem configurations
		   A PCI quirk checks bit 6 already */
		pci_read_config_word(pdev, 0x41, &cfg);
		/* Only on the original revision: IDE DMA can hang */
1122
		if (pdev->revision == 0x00)
A
Alan Cox 已提交
1123 1124
			no_piix_dma = 1;
		/* On all revisions below 5 PXB bus lock must be disabled for IDE */
1125
		else if (cfg & (1<<14) && pdev->revision < 5)
A
Alan Cox 已提交
1126 1127
			no_piix_dma = 2;
	}
A
Alan Cox 已提交
1128
	if (no_piix_dma)
A
Alan Cox 已提交
1129
		dev_printk(KERN_WARNING, &ata_dev->dev, "450NX errata present, disabling IDE DMA.\n");
A
Alan Cox 已提交
1130
	if (no_piix_dma == 2)
A
Alan Cox 已提交
1131 1132
		dev_printk(KERN_WARNING, &ata_dev->dev, "A BIOS update may resolve this.\n");
	return no_piix_dma;
1133
}
A
Alan Cox 已提交
1134

1135
static void __devinit piix_init_pcs(struct pci_dev *pdev,
1136
				    struct ata_port_info *pinfo,
1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151
				    const struct piix_map_db *map_db)
{
	u16 pcs, new_pcs;

	pci_read_config_word(pdev, ICH5_PCS, &pcs);

	new_pcs = pcs | map_db->port_enable;

	if (new_pcs != pcs) {
		DPRINTK("updating PCS from 0x%x to 0x%x\n", pcs, new_pcs);
		pci_write_config_word(pdev, ICH5_PCS, new_pcs);
		msleep(150);
	}
}

1152
static void __devinit piix_init_sata_map(struct pci_dev *pdev,
1153 1154
					 struct ata_port_info *pinfo,
					 const struct piix_map_db *map_db)
1155
{
1156
	struct piix_host_priv *hpriv = pinfo[0].private_data;
A
Al Viro 已提交
1157
	const int *map;
1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178
	int i, invalid_map = 0;
	u8 map_value;

	pci_read_config_byte(pdev, ICH5_PMR, &map_value);

	map = map_db->map[map_value & map_db->mask];

	dev_printk(KERN_INFO, &pdev->dev, "MAP [");
	for (i = 0; i < 4; i++) {
		switch (map[i]) {
		case RV:
			invalid_map = 1;
			printk(" XX");
			break;

		case NA:
			printk(" --");
			break;

		case IDE:
			WARN_ON((i & 1) || map[i + 1] != IDE);
1179
			pinfo[i / 2] = piix_port_info[ich_pata_100];
1180
			pinfo[i / 2].private_data = hpriv;
1181 1182 1183 1184 1185 1186 1187
			i++;
			printk(" IDE IDE");
			break;

		default:
			printk(" P%d", map[i]);
			if (i & 1)
J
Jeff Garzik 已提交
1188
				pinfo[i / 2].flags |= ATA_FLAG_SLAVE_POSS;
1189 1190 1191 1192 1193 1194 1195 1196 1197
			break;
		}
	}
	printk(" ]\n");

	if (invalid_map)
		dev_printk(KERN_ERR, &pdev->dev,
			   "invalid MAP value %u\n", map_value);

1198
	hpriv->map = map;
1199 1200
}

1201 1202
static void piix_iocfg_bit18_quirk(struct pci_dev *pdev)
{
1203
	static const struct dmi_system_id sysids[] = {
1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214
		{
			/* Clevo M570U sets IOCFG bit 18 if the cdrom
			 * isn't used to boot the system which
			 * disables the channel.
			 */
			.ident = "M570U",
			.matches = {
				DMI_MATCH(DMI_SYS_VENDOR, "Clevo Co."),
				DMI_MATCH(DMI_PRODUCT_NAME, "M570U"),
			},
		},
1215 1216

		{ }	/* terminate list */
1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235
	};
	u32 iocfg;

	if (!dmi_check_system(sysids))
		return;

	/* The datasheet says that bit 18 is NOOP but certain systems
	 * seem to use it to disable a channel.  Clear the bit on the
	 * affected systems.
	 */
	pci_read_config_dword(pdev, PIIX_IOCFG, &iocfg);
	if (iocfg & (1 << 18)) {
		dev_printk(KERN_INFO, &pdev->dev,
			   "applying IOCFG bit18 quirk\n");
		iocfg &= ~(1 << 18);
		pci_write_config_dword(pdev, PIIX_IOCFG, iocfg);
	}
}

L
Linus Torvalds 已提交
1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250
/**
 *	piix_init_one - Register PIIX ATA PCI device with kernel services
 *	@pdev: PCI device to register
 *	@ent: Entry in piix_pci_tbl matching with @pdev
 *
 *	Called from kernel PCI layer.  We probe for combined mode (sigh),
 *	and then hand over control to libata, for it to do the rest.
 *
 *	LOCKING:
 *	Inherited from PCI layer (may sleep).
 *
 *	RETURNS:
 *	Zero on success, or -ERRNO value.
 */

1251
static int piix_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
L
Linus Torvalds 已提交
1252 1253
{
	static int printed_version;
1254
	struct device *dev = &pdev->dev;
1255
	struct ata_port_info port_info[2];
T
Tejun Heo 已提交
1256
	const struct ata_port_info *ppi[] = { &port_info[0], &port_info[1] };
1257
	struct piix_host_priv *hpriv;
J
Jeff Garzik 已提交
1258
	unsigned long port_flags;
L
Linus Torvalds 已提交
1259 1260

	if (!printed_version++)
1261 1262
		dev_printk(KERN_DEBUG, &pdev->dev,
			   "version " DRV_VERSION "\n");
L
Linus Torvalds 已提交
1263 1264 1265 1266 1267

	/* no hotplugging support (FIXME) */
	if (!in_module_init)
		return -ENODEV;

1268
	hpriv = devm_kzalloc(dev, sizeof(*hpriv), GFP_KERNEL);
1269 1270 1271
	if (!hpriv)
		return -ENOMEM;

1272 1273
	port_info[0] = piix_port_info[ent->driver_data];
	port_info[1] = piix_port_info[ent->driver_data];
1274 1275
	port_info[0].private_data = hpriv;
	port_info[1].private_data = hpriv;
L
Linus Torvalds 已提交
1276

J
Jeff Garzik 已提交
1277
	port_flags = port_info[0].flags;
1278

J
Jeff Garzik 已提交
1279
	if (port_flags & PIIX_FLAG_AHCI) {
J
Jeff Garzik 已提交
1280 1281 1282 1283 1284 1285 1286
		u8 tmp;
		pci_read_config_byte(pdev, PIIX_SCC, &tmp);
		if (tmp == PIIX_AHCI_DEVICE) {
			int rc = piix_disable_ahci(pdev);
			if (rc)
				return rc;
		}
L
Linus Torvalds 已提交
1287 1288
	}

1289
	/* Initialize SATA map */
J
Jeff Garzik 已提交
1290
	if (port_flags & ATA_FLAG_SATA) {
1291 1292
		piix_init_sata_map(pdev, port_info,
				   piix_map_db_table[ent->driver_data]);
1293 1294
		piix_init_pcs(pdev, port_info,
			      piix_map_db_table[ent->driver_data]);
1295
	}
L
Linus Torvalds 已提交
1296

1297 1298 1299
	/* apply IOCFG bit18 quirk */
	piix_iocfg_bit18_quirk(pdev);

L
Linus Torvalds 已提交
1300 1301 1302 1303 1304 1305
	/* On ICH5, some BIOSen disable the interrupt using the
	 * PCI_COMMAND_INTX_DISABLE bit added in PCI 2.3.
	 * On ICH6, this bit has the same effect, but only when
	 * MSI is disabled (and it is disabled, as we don't use
	 * message-signalled interrupts currently).
	 */
J
Jeff Garzik 已提交
1306
	if (port_flags & PIIX_FLAG_CHECKINTR)
B
Brett M Russ 已提交
1307
		pci_intx(pdev, 1);
L
Linus Torvalds 已提交
1308

A
Alan Cox 已提交
1309 1310 1311 1312
	if (piix_check_450nx_errata(pdev)) {
		/* This writes into the master table but it does not
		   really matter for this errata as we will apply it to
		   all the PIIX devices on the board */
1313 1314 1315 1316
		port_info[0].mwdma_mask = 0;
		port_info[0].udma_mask = 0;
		port_info[1].mwdma_mask = 0;
		port_info[1].udma_mask = 0;
A
Alan Cox 已提交
1317
	}
T
Tejun Heo 已提交
1318
	return ata_pci_init_one(pdev, ppi);
L
Linus Torvalds 已提交
1319 1320 1321 1322 1323 1324
}

static int __init piix_init(void)
{
	int rc;

1325 1326
	DPRINTK("pci_register_driver\n");
	rc = pci_register_driver(&piix_pci_driver);
L
Linus Torvalds 已提交
1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342
	if (rc)
		return rc;

	in_module_init = 0;

	DPRINTK("done\n");
	return 0;
}

static void __exit piix_exit(void)
{
	pci_unregister_driver(&piix_pci_driver);
}

module_init(piix_init);
module_exit(piix_exit);