anatop-regulator.c 8.7 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
/*
 * Copyright (C) 2011 Freescale Semiconductor, Inc. All Rights Reserved.
 */

/*
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.

 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.

 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#include <linux/slab.h>
#include <linux/device.h>
#include <linux/module.h>
24
#include <linux/mfd/syscon.h>
25 26 27 28 29
#include <linux/err.h>
#include <linux/io.h>
#include <linux/platform_device.h>
#include <linux/of.h>
#include <linux/of_address.h>
30
#include <linux/regmap.h>
31 32 33
#include <linux/regulator/driver.h>
#include <linux/regulator/of_regulator.h>

34 35 36
#define LDO_RAMP_UP_UNIT_IN_CYCLES      64 /* 64 cycles per step */
#define LDO_RAMP_UP_FREQ_IN_MHZ         24 /* cycle based on 24M OSC */

37 38
#define LDO_POWER_GATE			0x00

39 40 41
struct anatop_regulator {
	const char *name;
	u32 control_reg;
42
	struct regmap *anatop;
43 44
	int vol_bit_shift;
	int vol_bit_width;
45 46 47
	u32 delay_reg;
	int delay_bit_shift;
	int delay_bit_width;
48 49 50 51 52
	int min_bit_val;
	int min_voltage;
	int max_voltage;
	struct regulator_desc rdesc;
	struct regulator_init_data *initdata;
53
	int sel;
54 55
};

56 57
static int anatop_regmap_set_voltage_sel(struct regulator_dev *reg,
					unsigned selector)
58 59 60 61 62 63
{
	struct anatop_regulator *anatop_reg = rdev_get_drvdata(reg);

	if (!anatop_reg->control_reg)
		return -ENOTSUPP;

64
	return regulator_set_voltage_sel_regmap(reg, selector);
65 66
}

67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85
static int anatop_regmap_set_voltage_time_sel(struct regulator_dev *reg,
	unsigned int old_sel,
	unsigned int new_sel)
{
	struct anatop_regulator *anatop_reg = rdev_get_drvdata(reg);
	u32 val;
	int ret = 0;

	/* check whether need to care about LDO ramp up speed */
	if (anatop_reg->delay_bit_width && new_sel > old_sel) {
		/*
		 * the delay for LDO ramp up time is
		 * based on the register setting, we need
		 * to calculate how many steps LDO need to
		 * ramp up, and how much delay needed. (us)
		 */
		regmap_read(anatop_reg->anatop, anatop_reg->delay_reg, &val);
		val = (val >> anatop_reg->delay_bit_shift) &
			((1 << anatop_reg->delay_bit_width) - 1);
86 87
		ret = (new_sel - old_sel) * (LDO_RAMP_UP_UNIT_IN_CYCLES <<
			val) / LDO_RAMP_UP_FREQ_IN_MHZ + 1;
88 89 90 91 92
	}

	return ret;
}

93
static int anatop_regmap_get_voltage_sel(struct regulator_dev *reg)
94 95 96 97 98 99
{
	struct anatop_regulator *anatop_reg = rdev_get_drvdata(reg);

	if (!anatop_reg->control_reg)
		return -ENOTSUPP;

100
	return regulator_get_voltage_sel_regmap(reg);
101 102
}

103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146
static int anatop_regmap_enable(struct regulator_dev *reg)
{
	struct anatop_regulator *anatop_reg = rdev_get_drvdata(reg);

	return regulator_set_voltage_sel_regmap(reg, anatop_reg->sel);
}

static int anatop_regmap_disable(struct regulator_dev *reg)
{
	return regulator_set_voltage_sel_regmap(reg, LDO_POWER_GATE);
}

static int anatop_regmap_is_enabled(struct regulator_dev *reg)
{
	return regulator_get_voltage_sel_regmap(reg) != LDO_POWER_GATE;
}

static int anatop_regmap_core_set_voltage_sel(struct regulator_dev *reg,
					      unsigned selector)
{
	struct anatop_regulator *anatop_reg = rdev_get_drvdata(reg);
	int ret;

	if (!anatop_regmap_is_enabled(reg)) {
		anatop_reg->sel = selector;
		return 0;
	}

	ret = regulator_set_voltage_sel_regmap(reg, selector);
	if (!ret)
		anatop_reg->sel = selector;
	return ret;
}

static int anatop_regmap_core_get_voltage_sel(struct regulator_dev *reg)
{
	struct anatop_regulator *anatop_reg = rdev_get_drvdata(reg);

	if (!anatop_regmap_is_enabled(reg))
		return anatop_reg->sel;

	return regulator_get_voltage_sel_regmap(reg);
}

147
static struct regulator_ops anatop_rops = {
148 149
	.set_voltage_sel = anatop_regmap_set_voltage_sel,
	.get_voltage_sel = anatop_regmap_get_voltage_sel,
150 151
	.list_voltage = regulator_list_voltage_linear,
	.map_voltage = regulator_map_voltage_linear,
152 153
};

154 155 156 157 158 159 160 161 162 163 164
static struct regulator_ops anatop_core_rops = {
	.enable = anatop_regmap_enable,
	.disable = anatop_regmap_disable,
	.is_enabled = anatop_regmap_is_enabled,
	.set_voltage_sel = anatop_regmap_core_set_voltage_sel,
	.set_voltage_time_sel = anatop_regmap_set_voltage_time_sel,
	.get_voltage_sel = anatop_regmap_core_get_voltage_sel,
	.list_voltage = regulator_list_voltage_linear,
	.map_voltage = regulator_map_voltage_linear,
};

165
static int anatop_regulator_probe(struct platform_device *pdev)
166 167 168
{
	struct device *dev = &pdev->dev;
	struct device_node *np = dev->of_node;
169
	struct device_node *anatop_np;
170 171 172 173
	struct regulator_desc *rdesc;
	struct regulator_dev *rdev;
	struct anatop_regulator *sreg;
	struct regulator_init_data *initdata;
174
	struct regulator_config config = { };
175
	int ret = 0;
176
	u32 val;
177 178 179 180 181 182

	initdata = of_get_regulator_init_data(dev, np);
	sreg = devm_kzalloc(dev, sizeof(*sreg), GFP_KERNEL);
	if (!sreg)
		return -ENOMEM;
	sreg->initdata = initdata;
183
	sreg->name = of_get_property(np, "regulator-name", NULL);
184 185 186 187
	rdesc = &sreg->rdesc;
	rdesc->name = sreg->name;
	rdesc->type = REGULATOR_VOLTAGE;
	rdesc->owner = THIS_MODULE;
188 189 190 191 192 193 194 195 196

	anatop_np = of_get_parent(np);
	if (!anatop_np)
		return -ENODEV;
	sreg->anatop = syscon_node_to_regmap(anatop_np);
	of_node_put(anatop_np);
	if (IS_ERR(sreg->anatop))
		return PTR_ERR(sreg->anatop);

197 198
	ret = of_property_read_u32(np, "anatop-reg-offset",
				   &sreg->control_reg);
199
	if (ret) {
200
		dev_err(dev, "no anatop-reg-offset property set\n");
201
		return ret;
202 203 204 205 206
	}
	ret = of_property_read_u32(np, "anatop-vol-bit-width",
				   &sreg->vol_bit_width);
	if (ret) {
		dev_err(dev, "no anatop-vol-bit-width property set\n");
207
		return ret;
208 209 210 211 212
	}
	ret = of_property_read_u32(np, "anatop-vol-bit-shift",
				   &sreg->vol_bit_shift);
	if (ret) {
		dev_err(dev, "no anatop-vol-bit-shift property set\n");
213
		return ret;
214 215 216 217 218
	}
	ret = of_property_read_u32(np, "anatop-min-bit-val",
				   &sreg->min_bit_val);
	if (ret) {
		dev_err(dev, "no anatop-min-bit-val property set\n");
219
		return ret;
220 221 222 223 224
	}
	ret = of_property_read_u32(np, "anatop-min-voltage",
				   &sreg->min_voltage);
	if (ret) {
		dev_err(dev, "no anatop-min-voltage property set\n");
225
		return ret;
226 227 228 229 230
	}
	ret = of_property_read_u32(np, "anatop-max-voltage",
				   &sreg->max_voltage);
	if (ret) {
		dev_err(dev, "no anatop-max-voltage property set\n");
231
		return ret;
232 233
	}

234 235 236 237 238 239 240 241
	/* read LDO ramp up setting, only for core reg */
	of_property_read_u32(np, "anatop-delay-reg-offset",
			     &sreg->delay_reg);
	of_property_read_u32(np, "anatop-delay-bit-width",
			     &sreg->delay_bit_width);
	of_property_read_u32(np, "anatop-delay-bit-shift",
			     &sreg->delay_bit_shift);

242 243
	rdesc->n_voltages = (sreg->max_voltage - sreg->min_voltage) / 25000 + 1
			    + sreg->min_bit_val;
244 245
	rdesc->min_uV = sreg->min_voltage;
	rdesc->uV_step = 25000;
246
	rdesc->linear_min_sel = sreg->min_bit_val;
247 248 249
	rdesc->vsel_reg = sreg->control_reg;
	rdesc->vsel_mask = ((1 << sreg->vol_bit_width) - 1) <<
			   sreg->vol_bit_shift;
250

251 252 253 254
	config.dev = &pdev->dev;
	config.init_data = initdata;
	config.driver_data = sreg;
	config.of_node = pdev->dev.of_node;
255
	config.regmap = sreg->anatop;
256

257 258 259 260 261 262 263 264 265 266 267 268 269 270 271
	/* Only core regulators have the ramp up delay configuration. */
	if (sreg->control_reg && sreg->delay_bit_width) {
		rdesc->ops = &anatop_core_rops;

		ret = regmap_read(config.regmap, rdesc->vsel_reg, &val);
		if (ret) {
			dev_err(dev, "failed to read initial state\n");
			return ret;
		}

		sreg->sel = (val & rdesc->vsel_mask) >> sreg->vol_bit_shift;
	} else {
		rdesc->ops = &anatop_rops;
	}

272
	/* register regulator */
273
	rdev = devm_regulator_register(dev, rdesc, &config);
274 275 276
	if (IS_ERR(rdev)) {
		dev_err(dev, "failed to register %s\n",
			rdesc->name);
277
		return PTR_ERR(rdev);
278 279 280 281 282 283 284
	}

	platform_set_drvdata(pdev, rdev);

	return 0;
}

285
static struct of_device_id of_anatop_regulator_match_tbl[] = {
286 287 288 289
	{ .compatible = "fsl,anatop-regulator", },
	{ /* end */ }
};

290
static struct platform_driver anatop_regulator_driver = {
291 292 293 294 295 296 297 298 299 300
	.driver = {
		.name	= "anatop_regulator",
		.owner  = THIS_MODULE,
		.of_match_table = of_anatop_regulator_match_tbl,
	},
	.probe	= anatop_regulator_probe,
};

static int __init anatop_regulator_init(void)
{
301
	return platform_driver_register(&anatop_regulator_driver);
302 303 304 305 306
}
postcore_initcall(anatop_regulator_init);

static void __exit anatop_regulator_exit(void)
{
307
	platform_driver_unregister(&anatop_regulator_driver);
308 309 310
}
module_exit(anatop_regulator_exit);

311 312
MODULE_AUTHOR("Nancy Chen <Nancy.Chen@freescale.com>");
MODULE_AUTHOR("Ying-Chun Liu (PaulLiu) <paul.liu@linaro.org>");
313 314
MODULE_DESCRIPTION("ANATOP Regulator driver");
MODULE_LICENSE("GPL v2");
315
MODULE_ALIAS("platform:anatop_regulator");