armada-xp.dtsi 3.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * Device Tree Include file for Marvell Armada XP family SoC
 *
 * Copyright (C) 2012 Marvell
 *
 * Lior Amsalem <alior@marvell.com>
 * Gregory CLEMENT <gregory.clement@free-electrons.com>
 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
 * Ben Dooks <ben.dooks@codethink.co.uk>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 *
15
 * Contains definitions specific to the Armada XP SoC that are not
16 17 18 19 20 21 22 23 24
 * common to all Armada SoCs.
 */

/include/ "armada-370-xp.dtsi"

/ {
	model = "Marvell Armada XP family SoC";
	compatible = "marvell,armadaxp", "marvell,armada-370-xp";

25
	soc {
26 27 28 29 30 31 32
		internal-regs {
			L2: l2-cache {
				compatible = "marvell,aurora-system-cache";
				reg = <0x08000 0x1000>;
				cache-id-part = <0x100>;
				wt-override;
			};
33

34 35 36
			mpic: interrupt-controller@20000 {
			      reg = <0x20a00 0x2d0>, <0x21070 0x58>;
			};
37

38 39 40 41
			armada-370-xp-pmsu@22000 {
				compatible = "marvell,armada-370-xp-pmsu";
				reg = <0x22100 0x430>, <0x20800 0x20>;
			};
42

43
			serial@12200 {
44
				compatible = "snps,dw-apb-uart";
45
				reg = <0x12200 0x100>;
46 47
				reg-shift = <2>;
				interrupts = <43>;
48
				reg-io-width = <1>;
49
				status = "disabled";
50 51
			};
			serial@12300 {
52
				compatible = "snps,dw-apb-uart";
53
				reg = <0x12300 0x100>;
54 55
				reg-shift = <2>;
				interrupts = <44>;
56
				reg-io-width = <1>;
57
				status = "disabled";
58
			};
59

60
			timer@20300 {
61
				marvell,timer-25Mhz;
62
			};
63

64 65 66 67 68
			coreclk: mvebu-sar@18230 {
				compatible = "marvell,armada-xp-core-clock";
				reg = <0x18230 0x08>;
				#clock-cells = <1>;
			};
69

70 71 72 73 74 75
			cpuclk: clock-complex@18700 {
				#clock-cells = <1>;
				compatible = "marvell,armada-xp-cpu-clock";
				reg = <0x18700 0xA0>;
				clocks = <&coreclk 1>;
			};
76

77 78 79 80 81 82
			gateclk: clock-gating-control@18220 {
				compatible = "marvell,armada-xp-gating-clock";
				reg = <0x18220 0x4>;
				clocks = <&coreclk 0>;
				#clock-cells = <1>;
			};
83

84
			system-controller@18200 {
85
				compatible = "marvell,armada-370-xp-system-controller";
86
				reg = <0x18200 0x500>;
87
			};
88

89
			ethernet@30000 {
90
				compatible = "marvell,armada-370-neta";
91
				reg = <0x30000 0x2500>;
92
				interrupts = <12>;
93
				clocks = <&gateclk 2>;
94
				status = "disabled";
95 96
			};

97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114
			xor@60900 {
				compatible = "marvell,orion-xor";
				reg = <0x60900 0x100
				       0x60b00 0x100>;
				clocks = <&gateclk 22>;
				status = "okay";

				xor10 {
					interrupts = <51>;
					dmacap,memcpy;
					dmacap,xor;
				};
				xor11 {
					interrupts = <52>;
					dmacap,memcpy;
					dmacap,xor;
					dmacap,memset;
				};
115
			};
116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134

			xor@f0900 {
				compatible = "marvell,orion-xor";
				reg = <0xF0900 0x100
				       0xF0B00 0x100>;
				clocks = <&gateclk 28>;
				status = "okay";

				xor00 {
					interrupts = <94>;
					dmacap,memcpy;
					dmacap,xor;
				};
				xor01 {
					interrupts = <95>;
					dmacap,memcpy;
					dmacap,xor;
					dmacap,memset;
				};
135
			};
136

137 138 139
			usb@50000 {
				clocks = <&gateclk 18>;
			};
140

141 142 143
			usb@51000 {
				clocks = <&gateclk 19>;
			};
144

145 146 147 148 149 150 151
			usb@52000 {
				compatible = "marvell,orion-ehci";
				reg = <0x52000 0x500>;
				interrupts = <47>;
				clocks = <&gateclk 20>;
				status = "disabled";
			};
152

153 154 155 156 157 158
			thermal@182b0 {
				compatible = "marvell,armadaxp-thermal";
				reg = <0x182b0 0x4
					0x184d0 0x4>;
				status = "okay";
			};
159
		};
160 161
	};
};